## **USER GUIDE**



# COMe-bSL6

User Guide Rev. 1.8 Doc. ID: 1060-7484 This page has been intentionally left blank

## ► COME-BSL6 - USER GUIDE

#### Disclaimer

Kontron would like to point out that the information contained in this user guide may be subject to alteration, particularly as a result of the constant upgrading of Kontron products. This document does not entail any guarantee on the part of Kontron with respect to technical processes described in the user guide or any product characteristics set out in the user guide. Kontron assumes no responsibility or liability for the use of the described product(s), conveys no license or title under any patent, copyright or mask work rights to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Applications that are described in this user guide are for illustration purposes only. Kontron makes no representation or warranty that such application will be suitable for the specified use without further testing or modification. Kontron expressly informs the user that this user guide only contains a general description of processes and instructions which may not be applicable in every individual case. In cases of doubt, please contact Kontron.

This user guide is protected by copyright. All rights are reserved by Kontron. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of Kontron. Kontron points out that the information contained in this user guide is constantly being updated in line with the technical alterations and improvements made by Kontron to the products and thus this user guide only reflects the technical status of the products by Kontron at the time of publishing.

Brand and product names are trademarks or registered trademarks of their respective owners.

©2018 by Kontron Europe GmbH

Kontron Europe GmbH

Gutenbergstraße 2 85737 Ismaning Germany www.kontron.com

## **High Risk Applications Hazard Notice**

THIS DEVICE AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION OF NUCLEAR FACILITIES, THE NAVIGATION, CONTROL OR COMMUNICATION SYSTEMS FOR AIRCRAFT OR OTHER TRANSPORTATION, AIR TRAFFIC CONTROL, LIFE SUPPORT OR LIFE SUSTAINING APPLICATIONS, WEAPONS SYSTEMS, OR ANY OTHER APPLICATION IN A HAZARDOUS ENVIRONMENT, OR REQUIRING FAIL-SAFE PERFORMANCE, OR IN WHICH THE FAILURE OF PRODUCTS COULD LEAD DIRECTLY TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE (COLLECTIVELY, "HIGH RISK APPLICATIONS").

You understand and agree that your use of Kontron devices as a component in High Risk Applications is entirely at your risk. To minimize the risks associated with your products and applications, you should provide adequate design and operating safeguards. You are solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning your products. You are responsible to ensure that your systems (and any Kontron hardware or software components incorporated in your systems) meet all applicable requirements. Unless otherwise stated in the product documentation, the Kontron device is not provided with error-tolerance capabilities and cannot therefore be deemed as being engineered, manufactured or setup to be compliant for implementation or for resale as device in High Risk Applications. All application and safety related information in this document (including application descriptions, suggested safety measures, suggested Kontron products, and other materials) is provided for reference only.

NOTICE

You find the most recent version of the "General Safety Instructions" online in the download area of this product.

NOTICE

This product is not suited for storage or operation in corrosive environments, in particular under exposure to sulfur and chlorine and their compounds. For information on how to harden electronics and mechanics against these stress conditions, contact Kontron Support.

## **Revision History**

Revision	Brief Description of Changes	Date of Issue	Author/ Editor
1.0	Initial version	2016-Dec-08	CW
1.1	Updated memory modules part number, added MTBF data and updated certification information	2017-Jan-31	CW
1.2	New COMe interface connector figure	2017-Mar-16	CW
1.3	Removed LVDS-DVI display adapters, added SATA, updates VGA to optional, updated BIOS tables with >, and updated BIOS instructions in Chapter 3.2.2 and Chapter 6.5.1.1.	2017-Aug-22	CW
1.4	Added GPIO feature information, added Kontron S&T AG, updated BIOS setup Advanced menu & Chipset menu, and changed pin A52/A53 text.	2018-Apr-24	CW
1.5	Added rapid shutdown function information	2020-Jun-29	CW
1.6	Update the Accessories List	2020-Jul-23	CW
1.7	Security chip changed to optional and new block diagram.	2022-Feb-23	CW
1.8	GPIO updated Chapter 3.2.	2022-Jul-28	CW

#### Terms and Conditions

Kontron warrants products in accordance with defined regional warranty periods. For more information about warranty compliance and conformity, and the warranty period in your region, visit <a href="http://www.kontron.com/terms-and-conditions">http://www.kontron.com/terms-and-conditions</a>.

Kontron sells products worldwide and declares regional General Terms & Conditions of Sale, and Purchase Order Terms & Conditions. Visit <a href="http://www.kontron.com/terms-and-conditions">http://www.kontron.com/terms-and-conditions</a>.

For contact information, refer to the corporate offices contact information on the last page of this user guide or visit our website <u>CONTACT US</u>.

## **Customer Support**

Find Kontron contacts by visiting: <a href="http://www.kontron.com/support">http://www.kontron.com/support</a>.

### **Customer Service**

As a trusted technology innovator and global solutions provider, Kontron extends its embedded market strengths into a services portfolio allowing companies to break the barriers of traditional product lifecycles. Proven product expertise coupled with collaborative and highly-experienced support enables Kontron to provide exceptional peace of mind to build and maintain successful products.

For more details on Kontron's service offerings such as: enhanced repair services, extended warranty, Kontron training academy, and more visit <a href="http://www.kontron.com/support-and-services/services">http://www.kontron.com/support-and-services/services</a>.

#### **Customer Comments**

If you have any difficulties using this user guide, discover an error, or just want to provide some feedback, contact Kontron support. Detail any errors you find. We will correct the errors or problems as soon as possible and post the revised user guide on our website.

<u>www.kontron.com</u> // 5

## **Symbols**

The following symbols may be used in this user guide.

#### **ADANGER**

DANGER indicates a hazardous situation which, if not avoided, will result in death or serious injury.

### **▲**WARNING

WARNING indicates a hazardous situation which, if not avoided, could result in death or serious injury.

#### **A**CAUTION

CAUTION indicates a hazardous situation which, if not avoided, may result in minor or moderate injury.

#### NOTICE

NOTICE indicates a property damage message.



#### Electric Shock!

This symbol and title warn of hazards due to electrical shocks (> 60 V) when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material.



#### **ESD Sensitive Device!**

This symbol and title inform that the electronic boards and their components are sensitive to static electricity. Care must therefore be taken during all handling operations and inspections of this product in order to ensure product integrity at all times.



#### **HOT Surface!**

Do NOT touch! Allow to cool before servicing.



#### Laser

This symbol inform of the risk of exposure to laser beam from an electrical device. Eye protection per manufacturer notice shall review before servicing.



This symbol indicates general information about the product and the user guide.

This symbol also indicates detail information about the specific product configuration.



This symbol precedes helpful hints and tips for daily use.

## For Your Safety

Your new Kontron product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation. Therefore, in the interest of your own safety and of the correct operation of your new Kontron product, you are requested to conform to the following guidelines.

#### **High Voltage Safety Instructions**

As a precaution and in case of danger, the power connector must be easily accessible. The power connector is the product's main disconnect device.

#### **A**CAUTION

#### Warning

All operations on this product must be carried out by sufficiently skilled personnel only.



#### Electric Shock!

Before installing a non hot-swappable Kontron product into a system always ensure that your mains power is switched off. This also applies to the installation of piggybacks. Serious electrical shock hazards can exist during all installation, repair, and maintenance operations on this product. Therefore, always unplug the power cable and any other cables which provide external voltages before performing any work on this product.

Earth ground connection to vehicle's chassis or a central grounding point shall remain connected. The earth ground cable shall be the last cable to be disconnected or the first cable to be connected when performing installation or removal procedures on this product.

## Special Handling and Unpacking Instruction



#### **ESD Sensitive Device!**

Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

#### **A**CAUTION

Handling and operation of the product is permitted only for trained personnel within a work place that is access controlled. Follow the "General Safety Instructions for IT Equipment" supplied with the product.

Do not handle this product out of its protective enclosure while the product is not used for operational purposes unless the product is otherwise protected.

Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where a safe work station is not guaranteed, it is important for the user to be electrically discharged before touching the product with his/her hands or tools. This is most easily done by touching a metal part of your system housing.

It is particularly important to observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory backup, ensure that the product is not placed on conductive surfaces, including anti-static plastics or sponges. They can cause short circuits and damage the batteries or conductive circuits on the product.

#### **Lithium Battery Precautions**

If your product is equipped with a lithium battery, take the following precautions when replacing the battery.

#### **ACAUTION**

Danger of explosion if the battery is replaced incorrectly.

- Replace only with same or equivalent battery type recommended by the manufacturer.
- Dispose of used batteries according to the manufacturer's instructions.

## General Instructions on Usage

In order to maintain Kontron's product warranty, this product must not be altered or modified in any way. Changes or modifications to the product, that are not explicitly approved by Kontron and described in this user guide or received from Kontron Support as a special handling instruction, will void your warranty.

This product should only be installed in or connected to systems that fulfill all necessary technical and specific environmental requirements. This also applies to the operational temperature range of the specific board version that must not be exceeded. If batteries are present, their temperature restrictions must be taken into account.

In performing all necessary installation and application operations, only follow the instructions supplied by the present user guide.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the product then re-pack it in the same manner as it was delivered.

Special care is necessary when handling or unpacking the product. See Special Handling and Unpacking Instruction.

## Quality and Environmental Management

Kontron aims to deliver reliable high-end products designed and built for quality, and aims to complying with environmental laws, regulations, and other environmentally oriented requirements. For more information regarding Kontron's quality and environmental responsibilities, visit <a href="http://www.kontron.com/about-kontron/corporate-responsibility/quality-management">http://www.kontron.com/about-kontron/corporate-responsibility/quality-management</a>.

#### Disposal and Recycling

Kontron's products are manufactured to satisfy environmental protection requirements where possible. Many of the components used are capable of being recycled. Final disposal of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.

#### **WEEE Compliance**

The Waste Electrical and Electronic Equipment (WEEE) Directive aims to:

- Reduce waste arising from electrical and electronic equipment (EEE)
- Make producers of EEE responsible for the environmental impact of their products, especially when the product become waste
- Encourage separate collection and subsequent treatment, reuse, recovery, recycling and sound environmental disposal of EEE
- Improve the environmental performance of all those involved during the lifecycle of EEE



Environmental protection is a high priority with Kontron.

Kontron follows the WEEE directive

You are encouraged to return our products for proper disposal.

## **Table of Contents**

1/ Introduction	13
1.1. Product Description	13
1.2. Product Naming Clarification	13
1.3. COM Express® Documentation	13
1.4. COM Express® Functionality	14
1.5. COM Express® Benefits	14
2/ Product Specification	15
2.1. Module Variants	15
2.1.1. Commercial Temperature Grade Modules (0°C to +60°C)	15
2.1.2. Extended Temperature Grade Modules (E1,-25°C to +75°C)	15
2.1.3. Industrial Temperature Grade Modules (E2S, -40°C to +85°C)	16
2.1.4. R E2S Modules (R E2S, -40°C to +85°C)	16
2.2. Accessories	17
2.3. Functional Specification	19
2.3.1. Block Diagram COMe-bSL6	19
2.3.2. Processor	20
2.3.3. Chipset	23
2.3.4. System Memory	23
2.3.5. Graphics	24
2.3.6. LVDS	24
2.3.7. Audio	25
2.3.8. PCI Express (PCIE) Configuration	25
2.3.9. USB	27
2.3.10. SATA	27
2.3.11. Ethernet	28
2.3.12. COMe High Speed Interfaces	29
2.3.13. Storage Features	29
2.3.14. BIOS/Software Features	29
2.3.15. COMe Features	30
2.3.16. Kontron Features	30
2.4. Electrical Specification	31
2.4.1. Power Supply Voltage	31
2.4.2. Power Supply Rise Time	31
2.4.3. Power Supply Voltage Ripple	31
2.4.4. Power Consumption	31
2.4.5. Power Management	32
2.4.6. Power Supply Control Settings	
2.4.7. Power Supply Modes	
2.5. Thermal Management	34
2.5.1. Heatspreader and Cooling Solutions	
2.5.2. Operating with Kontron Heatspreader Plate (HSP) Assembly	34
2.5.3. Operating without Kontron Heatspreader Plate Assembly	34
2.5.4. On-board Fan Connector	
2.6. Environmental Specification	
2.6.1. Temperature	
2.6.2. Humidity	
2.7. Standards and Certifications	37

2.7.1. MTBF	38
2.8. Mechanical Specification	39
2.8.1. Dimensions	39
2.8.2. Height	39
3/ Features and Interfaces	40
3.1. Fast I2C	40
3.2. GPIO	40
3.3. Kontron Security Solution (optional)	40
3.4. LPC	40
3.5. M.A.R.S	41
3.6. Rapid Shutdown	
3.7. Crowbar Implementation Details	42
3.8. Shutdown Input Circuit Details	
3.9. Real Time Clock (RTC)	
3.10. Serial Peripheral Interface (SPI)	43
3.10.1. SPI boot	
3.10.2. Using an External SPI Flash	44
3.10.3. External SPI flash on Modules with Intel® ME	
3.11. SpeedStep™ Technology	44
3.12. Trusted Platform Module (TPM 2.0)	
3.13. UART	45
3.14. Watchdog Timer (WTD)- Triple Stage	45
3.14.1. Basics	45
3.14.2. WDT Signal	46
4/ System Resources	47
4.1. Interrupt Request (IRQ) Lines	47
4.2. Memory Area	47
4.3. I/O Address Map	48
4.4. Peripheral Component Interconnect (PCI) Devices	50
4.5. I2C Bus	50
4.6. System Management (SM) Bus	50
5/ Interface Connectors X1A and X1B	51
5.1. X1A and X1B Signals	51
5.2. X1A and X1B Pin Assignment	52
5.2.1. Connector X1A Row A	53
5.2.2. Connector X1A Row B	56
5.2.3. Connector X1B Row C	59
5.2.4. Connector X1B Row D	62
6/ uEFI BIOS	65
6.1. Starting the uEFI BIOS	65
6.2. Setup Menus	66
6.2.1. Main Setup Menu	67
6.2.2. Advanced Setup Menu	68
6.2.3. Chipset Setup Menu	79
6.2.4. Security Setup Menu	89
6.2.5. Boot Setup Menu	90
6.2.6. Save and Exit Setup Menu	91
6.3. The uEFI Shell	93
6.3.1. Basic Operation of the uEFI Shell	93

6.3.2. uEFI Shell Scripting	
6.4. Firmware Update	95
6.4.1. Updating Procedure	95
About Kontron – Member of the S&T Group	98
list of Tables	
List of Tables	
Table 1: Pin Assignment of Type 6 and COMe-bSL6	
Table 2: Product Number for Commercial Temperature Grade Modules (0°C to +60°C operating)	
Table 3: R E2S Modules (R E2S, -40°C to +85°C)	
Table 4: Product Specific Accessories	
Table 5: COMe Type 6 Specific Accessories	
Table 6: General Accessories	
Table 7: Memory Modules	
Table 8: Specifications of the COMe-bSL6 Processor Variants	
Table 9: General Purpose PCI-Express lanes	
Table 10: PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Mapping	
Table 11: PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Reversal Mapping	
Table 12: COMe USB 3.0 Ports and USB 2.0 Ports	
Table 13: COMe Connector PCH High Speed I/O Port Interfaces	
Table 14: ATX Mode Settings	
Table 15: Single Supply Mode Settings Table 16: Heatspreader Test Temperature Specifications	
Table 17: 3-Pin Fan Connector Pin Assignment:	
Table 18: Electrical Characteristics of the Fan Connector	
Table 19: Temperature Grade Specifications	
Table 20: Humidity Specifications	
Table 21: Standards and Certifications	
Table 22: MTBF Temperature de-Rating	
Table 23: Supported BIOS Features	
Table 24: Reserved SM-Bus Addresses for Smart Battery Solutions on the Carrier	
Table 25: SPI Boot Pin Configuration	
Table 26: Supported SPI Boot Flash Types for 8-SOIC Package	
Table 27: Triple Stage Watchdog Timer- Time-out Events	
Table 28: General Signal Description	
Table 29: Connector X1A Row A Pinout List	53
Table 30: Connector X1A Row B Pinout List	56
Table 31: Connector X1B Row C Pinout List	
Table 32: Connector X1B Row D Pinout List	62
Table 33: Navigation Hot Keys Available in the Legend Bar	
Table 34: Main Setup Menu Sub-screens and Functions	
Table 35: Advanced Setup menu Sub-screens and Functions	
Table 36: Chipset Set > System Agent Configuration Sub-screens and Functions	79
Table 37: Chipset Set > PCH-IO Configuration Sub-screens and Functions	
Table 38: Security Setup Menu Functions	
Table 39: Boot Setup Menu Functions	
Table 40: Save and Exit Setup Menu Functions	
Table 41: List of Acronyms	96
List of Figures	
Figure 1: Block Diagram COMe-bSL6	
Figure 2: Module Dimensions	
Figure 3: Module Height	
Figure 4: X1A and X1B COMe Interface Connectors	51

Figure 5: Advanced Setup Menu Initial Screen	68
Figure 6: System Agent Configuration Menu Initial Screen	
Figure 7: PCH-IO Configuration Menu Initial Screen	83
Figure 8: Security Setup Menu Initial Screen	89
Figure 9: Boot Setup Menu Initial Screen	90
Figure 10: Save and Exit Setup Menu Initial Screen	91

#### 1/ Introduction

#### 1.1. Product Description

Kontron's Computer-on-Module COMe-bSL6 is a COM Express® Basic Type 6 pinout based on the Intel® 6<sup>th</sup> Generation Core <sup>™</sup> / Xeon® E3 v5 family processors, known as Skylake-H in this user guide. The COMe-bSL6 supports additional communication interfaces via a separate Chipset (CM236/QM170 PCH). Due to Intel's 14nm technology, the Skylake-H offers increased efficiency and performance with TDP as low as 25 W, and no more than 45W. The Skylake- H features either Intel® Iris™ Pro Graphics or Intel® HD Graphics.

Basic COMe-bSL6 features are:

- Intel® 6th Generation Core series, Xeon® E3 v5 family with CM236/QM170 PCH
- 2 x DDR4-2133 SO-DIMM, up to 2x 16 GByte (non-ECC/ECC)
- High-speed connectivity includes 8x PCIe x1, 1x PEG x16, 1x 1 GbE
- Support for the Industrial temperature environment

### 1.2. Product Naming Clarification

COM Express® defines a Computer-On-Module, or COM, with all the components necessary for a bootable host computer, packaged as a super component. The product names for Kontron COM Express® Computer-on-Modules consist of:

- Short form of the industry standard
  - COMe-
- Module form factor
  - b=basic (125 mm x 95 mm)
  - c=compact (9 5mm x 95 mm)
  - m=mini (84 mm x 55 mm)
- Intel's processor code name
  - SL = Skylake
- Pinout type
  - Type 6
  - Type10
- Temperature variants
  - Commercial
  - Extended (E1)
  - Industrial (E2)
  - Screened industrial (E2S) and Rapid shutdown screened industrial (R E2S)
- Processor Identifier
  - Chipset identifier (if chipset assembled)
- Memory size
  - Memory Down + DIMM memory (#GB) / eMMC SLC memory (#S)

### 1.3. COM Express® Documentation

The COM Express® Specification defines the COM Express® module form factor, pinout and signals. The COM Express document is available at the PICMG® website.

#### 1.4. COM Express® Functionality

All Kontron COM Express® basic and compact modules contain two 220-pin connectors; each of which has two rows called row A & B on the primary connector and row C & D on the secondary connector. The COM Express® Computer-On-Module (COM) features the following maximum amount of interfaces according to the PCI Industrial Computer Manufacturers Group (PICMG) module pinout type.

Table 1: Pin Assignment of Type 6 and COMe-bSL6

Feature	Type 6 Pinout	COMe-bSL6 Pinout
HD Audio	1x	1x
Gbit Ethernet	1x	1x
Serial ATA	4x	4x
Parallel ATA		
PCI		
PCI Express x 1	8x	8x
PCI Express x16 (PEG)	1x	1x
USB Client		
USB	4x USB 3.0 (Incl. USB 2.0)	4x USB 3.0 (Incl. USB 2.0)
	+ 4x USB 2.0	+ 4x USB 2.0
VGA	1x	1x Optional
LVDS	Dual Channel	Dual Channel LVDS with option to overlay with embedded Display port (eDP)
DP++ (eDP/DP/HDMI/DVI/VGA)	Зх	3x
LPC	1x	1x
External SMB	1x	1x
External I2C	1x	1x
GPIO	8x	8x
SDIO shared w/GPIO	1x optional	
UART (2-wire COM)	2x	2x
FAN PWM out	1x	1x

### 1.5. COM Express® Benefits

COM Express® modules are very compact, highly integrated computers. All Kontron COM Express® modules feature a standardized form factor and a standardized connector layout that carry a specified set of signals. Each COM is based on the COM Express® specification. This standardization allows designers to create a single-system baseboard that can accept present and future COM Express® modules.

The baseboard designer can optimize exactly how each of these functions implements physically. Designers can place connectors precisely where needed for the application, on a baseboard optimally designed to fit a system's packaging.

A single baseboard design can use a range of COM Express® modules with different sizes and pinouts. This flexibility differentiates products at various price and performance points and provides a built-in upgrade path when designing future-proof systems. The modularity of a COM Express® solution also ensures against obsolescence when computer technology evolves. A properly designed COM Express® baseboard can work with several successive generations of COM Express® modules.

A COM Express® baseboard design has many advantages of a customized computer-board design and, additionally, delivers better obsolescence protection, heavily reduced engineering effort, and faster time to market.

## 2/ Product Specification

#### 2.1. Module Variants

The COM Express® basic sized, Computer-on-Module COMe-bSL6, uses pinout Type 6 and is compatible with the PICMG specification COM.0 Rev 2.1. The COMe-bSL6 is available in different variants to cover demands in performance, price and power.

### 2.1.1. Commercial Temperature Grade Modules (0°C to +60°C)

The following table provides a list of modules available for the commercial temperature grade.

Table 2: Product Number for Commercial Temperature Grade Modules (0°C to +60°C operating)

Product Number	Product Name	Comment
38030-0000-20-4	COMe-bSL6 E3-1505L CM236	Xeon™ E3-1505L, 4x 2.0 GHz, CM236, GT2, 25 W, vPro™, non-ECC/ECC
38030-0000-28-4	COMe-bSL6 E3-1505M CM236	Xeon™ E3-1505M, 4x 2.8GHz, CM236, GT2, 45 W/35 W, vPro™, non-ECC/ECC
38030-0000-28-8	COMe-bSL6 E3-1515M CM236	Xeon™ E3-1515M, 4x2.8 GHz, CM236, GT4e, 45 W/35 W, vPro™, non-ECC/ECC
38030-0000-20-7	COMe-bSL6 i7-6822EQ QM170	Core™ i7-6822EQ, 4x 2.0 GHz, QM170, GT2, 25 W, vPro™, non ECC
38030-0000-28-7	COMe-bSL6 i7-6820EQ QM170	Core™ i7-6820EQ, 4x 2.8 GHz, QM170, GT2, 45W, vPro™, non ECC
38030-0000-19-5	COMe-bSL6 i5-6442EQ QM170	Core™ i5-6442EQ, 4x1.9 GHz, QM170, GT2, 25W, vPro™, non ECC
36030-0000-27-5	COMe-bSL6 i5-6440EQ QM170	Core™ i5-6440EQ, 4x2.7 GHz, QM170, GT2, 45 W, vPro™, non ECC
38030-0000-19-3	COMe-bSL6 i3-6102E CM236	Core™ i3-6102E, 2x 1.9 GHz, CM236, GT2, 25 W, non-ECC/ECC
38030-0000-27-3	COMe-bSL6 i3-6100E CM236	Core™ i3-6100E, 2x 2.7 GHz, CM236, GT2, 35 W, non-ECC/ECC
38030-0000-16-2	COMe-bSL6 G3902E CM236	Celeron™ 3902E, 2x 1.6 GHz, CM236, GT1, 25 W, non-ECC/ECC
38030-0000-24-2	COMe-bSL6 G3900E CM236	Celeron™ 3900E, 2x 2.4 GHz, CM236, GT1, 35W, non-ECC/ECC

## 2.1.2. Extended Temperature Grade Modules (E1,-25°C to +75°C)

Extended temperature grade modules (E1, -25°C to +75°C) are available as a standard product number, on request. Contact your local sales representative to find out more about available extended temperature variants.

## 2.1.3. Industrial Temperature Grade Modules (E2S, -40°C to +85°C)

Industrial temperature grade modules (E2S,  $-40^{\circ}$ C to  $+85^{\circ}$ C) are available as a project based custom product number. For further information, contact your local sales representative. Alternatively, consider using the R E2S variants.

### 2.1.4. R E2S Modules (R E2S, -40°C to +85°C)

The following table provides a list of R E2S modules available with Kontron Rapid Shutdown support and E2 temperature grade  $(-40^{\circ}\text{C to } +85^{\circ}\text{C})$  by screening.



For further information regarding the screening process, contact Kontron Support

Table 3: R E2S Modules (R E2S, -40°C to +85°C)

Product Number	Product Name	Comment
38031-0000-16-2	COMe-bSL6R E2S G3902E CM236	Celeron™ 3902E, 2x 1.6 GHz, CM236, GT1,
		25 W, non-ECC/ECC
38031-0000-24-2	COMe-bSL6R E2S G3900E CM236	Celeron™ 3900E, 2x 2.4 GHz, CM236, GT1, 35 W, non-ECC/ECC
38031-0000-19-3	COMe-bSL6R E2S i3-6102E CM236	Core™ i3-6102E, 2x 1.9 GHz, CM236, GT2, 25 W, non-ECC/ECC
38031-0000-27-3	COMe-bSL6R E2S i3-6100E CM236	Core™ i3-6100E, 2x 2.7 GHz, CM236, GT2, 35 W, non-ECC/ECC
38031-0000-20-4	COMe-bSL6R E2S E3-1505L CM236	Xeon™ E3-1505L, 4x 2.0 GHz, CM236, GT2, 25 W, vPro™, non-ECC/ECC
38031-0000-28-4	COMe-bSL6R E2S E3-1505M CM236	Xeon™ E3-1505M, 4x 2.8 GHz, CM236, GT2, 45 W/35 W, vPro™, non-ECC/ECC
20021 0000 20 0	COM	
38031-0000-28-8	COMe-bSL6R E2S E3-1515M CM236	Xeon™ E3-1515M, 4x 2.8 GHz, CM236, GT4e,
		45 W/35 W, vPro™, non-ECC/ECC

#### 2.2. Accessories

The following tables provide a list of specific and general COMe-bSL6 accessories. For more information, contact your local Kontron sales representative or Kontron Inside Sales.

Table 4: Product Specific Accessories

Part Number	COMe Carrier	Comment
38030-0000-99-0	HSP COMe-bSL6 Cu-core threaded	For all CPUs and temperature grades
38030-0000-99-1	HSP COMe-bSL6 Cu-core through	For all CPUs and temperature grades

Table 5: COMe Type 6 Specific Accessories

Part Number	COMe Carrier	Project Code	Comment
38115-0000-00-x	COM Express® Reference Carrier-i Type 6	ADTI	Thin-mITX Carrier with 5 mm COMe connector
38116-0000-00-5	COM Express® Eval Carrier2 Type 6	ADT6	ATX Carrier with 5 mm COMe connector
Part Number	COMe Adapter / Card	Project Code	Comment
96007-0000-00-3	ADA-PCIe-DP	APDP	PCIe x16 to DP Adapter for Evaluation Carrier
96007-0000-00-7	ADA-Type6-DP3	DV06	(sandwich) Adapter Card for 3x DisplayPort
96006-0000-00-2	COMe POST T6	NFCB	POST Code / Debug Card
38019-0000-00-0	ADA-COMe-Height-dual	EERC	Height Adapter

#### Table 6: General Accessories

Part Number	Cooling Solutions	Comments
38025-0000-99-0C05	HSK COMe-bHL6/bBL6/bSL6 active (w/o HSP)	For all CPUs and commercial temperature grade usage, to be mounted on HSP
38025-0000-99-0C06	HSK COMe-bHL6/bBL6/bSL6 passive (w/o HSP)	For all CPUs and commercial temperature grade usage, to be mounted on HSP
Part Number	Mounting	Comments
38017-0000-00-5	COMe Mount KIT 5 mm 1 set	Mounting Kit for 1 module including screws for 5 mm connectors
38017-0100-00-5	COMe Mount KIT 5 mm 100 sets	Mounting Kit for 100 modules including screws for 5 mm connectors
38017-0000-00-0	COMe Mount KIT 8 mm 1 set	Mounting Kit for 1 module including screws for 8 mm connectors
38017-0100-00-0	COMe Mount KIT 8 mm 100 sets	Mounting Kit for 100 modules including screws for 8 mm connectors
Part Number	Display Adapter	Comment
96006-0000-00-8	ADA-DP-LVDS	DP to LVDS adapter
96082-0000-00-0	KAB-ADAPT-DP-DVI	DP to DVI adapter cable
96083-0000-00-0	KAB-ADAPT-DP-VGA	DP to VGA adapter cable
96084-0000-00-0	KAB-ADAPT-DP-HDMI	DP to HDMI adapter cable

Part Number	Cables	Comment
96079-0000-00-0	KAB-HSP 200mm	Cable adapter to connect FAN to module (COMe basic/compact)
96079-0000-00-2	KAB-HSP 40 mm	Cable adapter to connect FAN to module (COMe basic/compact)
Part Number	Miscellaneous	Comment
18029-0000-00-0	MARS Smart Battery Kit	Starter kit Kontron Mobile Application platform for Rechargeable Systems

#### Table 7: Memory Modules

Part Number	Memory (validated reference types)				
97017-4096-24-0	DDR4-2400 SODIMM 4 GB_COM	DDR4-2400, 4GB, 260P, 1200MHz, PC4- 2400 SODIMM			
97017-8192-24-0	DDR4-2400 SODIMM 8 GB_COM	DDR4-2400, 8GB, 260P, 1200MHz, PC4- 2400 SODIMM			
97017-1600-24-0	DDR4-2400 SODIMM 16 GB_COM	DDR4-2400, 16GB, 260P, 1200MHz, PC4- 2400 SODIMM			
97017-4096-24-2	DDR4-2400 SODIMM 4 GB E2_COM	DDR4-2400, 4GB, E2, 260P, 1200MHz, PC4- 2400 SODIMM			
97017-8192-24-2	DDR4-2400 SODIMM 8 GB E2_COM	DDR4-2400, 8GB, E2, 260P, 1200MHz, PC4- 2400 SODIMM			
97017-1600-24-2	DDR4-2400 SODIMM 16 GB E2_COM	DDR4-2400, 16GB, E2, 260P, 1200MHz, PC4- 2400 SODIMM			
Part Number	Memory ECC (validated reference types)				
97018-4096-24-0	DDR4-2400 SODIMM 4 GB ECC_COM	DDR4-2400, 4GB, ECC, 260P, 1200MHz, PC4- 2400 SODIMM			
97018-8192-24-0	DDR4-2400 SODIMM 8 GB ECC_COM	DDR4-2400, 8GB, ECC, 260P, 1200MHz, PC4- 2400 SODIMM			
97018-1600-24-0	DDR4-2400 SODIMM 16 GB ECC_COM	DDR4-2400, 16GB, ECC, 260P, 1200MHz, PC4-2400 SODIMM			
97018-4096-24-2	DDR4-2400 SODIMM 4 GB ECC E2_COM	DDR4-2400, 4GB, ECC, E2, 260P, 1200MHz, PC4-2400 SODIMM			
97018-8192-24-2	DDR4-2400 SODIMM 8 GB ECC E2_COM	DDR4-2400, 8GB, ECC, E2, 260P, 1200MHz, PC4-2400 SODIMM			
97018-1600-24-2	DDR4-2400 SODIMM 16 GB ECC E2_COM	DDR4-2400, 16GB, ECC, E2, 260P, 1200MHz, PC4-2400 SODIMM			




The COMe-bSL6 supports memory modules with a maximum bus frequency of 2133 MHz. The memory modules above can support bus frequencies up to 2400 MHz but have been validated for the COMe-bSL6 at a reduced bus frequency of 2133 MHz.

## 2.3. Functional Specification

### 2.3.1. Block Diagram COMe-bSL6

The following figure displays the system block diagram applicable to all COMe-bSL6 modules.

Figure 1: Block Diagram COMe-bSL6



#### 2.3.2. Processor

The Intel®  $6^{th}$  Generation Core<sup>TM</sup> series Skylake-H product family uses the 14 nm process technology, with 42 mm x 28 mm package size and BG1440.

In general, the Intel® Skylake-H series of processors supports the following technologies:

- Intel® 64 Architecture
- Intel® Turbo Boost Technology 2.0 (excluding i3-6100E, i3-6102E, G3902E and G3900E)
- Intel® Virtualization Technology (VT-x)
- Intel® Virtualization Technology for Directed I/O (VT-d)
- Intel® VT-x Extended Page Table (EPT)
- Intel® vPro™ Technology (excluding i3-6100E, i3-6102E, G3902E and G3900E)
- Intel® Hyper Threading Technology (excluding i5-6662E0 i5-6440E0, G3902E and G3900E)
- ► Intel® TSX-NI (excluding G3902E and G3900E)
- Idle States
- Enhanced Intel® Speedstep® Technology
- Thermal Monitoring Technologies
- Intel® Flex Memory Access (E3-1515M and E3-1505M only)
- Intel® Identity Protection Technology (excluding E3-1505L)
- Intel® Stable Image Platform Program (SIPP) (E3-1515M and E3-1505M only)
- Intel® Smart Response Technology (E3-1515M and E3-1505M only)
- Intel® Advanced Encryption Standard New Instructions (AES-NI)
- Intel® Secure Key
- Intel® Software Guard Extensions (Intel® SGX)
- Intel® Memory Protection Extensions (Intel® MPX ) (excluding G3902E and G3900E)
- OS Guard (excluding G3902E and G3900E)
- Intel® Trusted Execution Technology (TXT) (excluding i3-6100E, i3-6102E, G3902E and G3900E)
- Intel® Executive Disable Bit
- Intel® Quick Sync Video
- Intel® Clear Video HD Technology

The following table lists the Intel® 6<sup>th</sup> Generation Core™ series, Skylake-H processor specifications.



Not all the items specified in Table 8 are compatible with the COMe-bSL6 functional specification. For items marked with (\*) see the relevant subheading in Chapter 2.3: Functional Specification, for COMe-bSL6 specific compatibility information.

Table 8: Specifications of the COMe-bSL6 Processor Variants

Intel®	Xeon®	Xeon®	Xeon®	Core ™	Core™	Core™
Skylake-H Processor	E3-1515M	E3-1505M	E3-1505L	i7 – 6822EQ	i7-6820EQ	i5-6442EQ
# of Cores	4	4	4	4	4	4
# of Threads	8	8	8	8	8	4
Processor Base Frequency	2.8 GHz	2.8 GHz	2 GHz	2 GHz	2.8 GHz	1.9 GHz
Max. Turbo Frequency	3.7 GHz	3.7 GHz	2.8 GHz	2.8 GHz	3.5 GHz	2.7 GHz
Thermal Design Power (TDP)	45 W	45 W	25 W	25 W	45 W	25 W
TDP down	35 W	35 W				
Smartcache	8 MB	6 MB				
Memory Types (*)	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600
Max.# Memory Channels	2	2	2	2	2	2
Max. Memory Size (*)	64 GB					
Max. Memory Bandwidth	34.1 GB/s					
ECC Memory Supported (*)	Yes	Yes	Yes	No	No	No
Graphics	Iris™ Pro Graphics P580	HD Graphics P530	HD Graphics P530	HD Graphics 530	HD Graphics 530	HD Graphics 530
PCIe Express Configurations	1x16, 2x8, 1x8+2x4					
Max. # PCIe Lanes	16	16	16	16	16	16



Not all the items specified in Table 8 are compatible with the COMe-bSL6 functional specification. For items marked with (\*) see the relevant subheading in Chapter 2.3: Functional Specification, for COMe-bSL6 specific compatibility information.

Table 8: Specifications of the COMe-bSL6 Processor Variants – continued

Intel®	Core™	Core™	Core ™	Celeron®	Celeron®
Skylake-H Processor	i5-6440EQ	i3-6100E	i3-6102E	G3902E	G3900E
# of Cores	4	2	2	2	2
# of Threads	4	4	4	2	2
Processor Base Frequency	2.7 GHz	2.7 GHz	1.9 GHz	1.6 GHz	2.4 GHz
Max Turbo Frequency	3.4 GHz				2.7 GHz
Thermal Design Power (TDP)	45 W	35 W	25 W	25 W	35 W
TDP down					
Smartcache	6 MB	3 МВ	3 МВ	2 MB	2 MB
Memory Types (*)	DDR4-2133 LPDDR3- 1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4-2133 LPDDR3-1866 DDR3L-1600	DDR4- 1866/2133 DDR3L- 1333/1600 @ 1.35V	DDR4- 1866/2133 DDR3L- 1333/1600 @ 1.35V
Max. # Memory Channels	2	2	2	2	2
Max. Memory Size (*)	64 GB	64 GB	64 GB	64 GB	64 GB
Max. Memory Bandwidth	34.1 GB/s	34.1 GB/s	34.1 GB/s	34.1 GB/s	34.1 GB/s
ECC Memory Supported (*)	No	Yes	Yes	Yes	Yes
Graphics	HD Graphics 530	HD Graphics 530	HD Graphics 530	HD Graphics 510	HD Graphics 510
PCIe Express Configurations	1x16, 2x8, 1x8+2x4	1x16, 2x8, 1x8+2x4	1x16, 2x8, 1x8+2x4	1x16, 2x8, 1x8+2x4	1x16, 2x8, 1x8+2x4
Max. # PCIe Lanes	16	16	16	16	16

#### 2.3.3. Chipset

The COMe-bSL6 is a two-chip solution implementing the Skylake-H CPU and CM236/QM170 Platform Controller Hub.

#### 2.3.3.1. Platform Controller Hub (PCH)

The following table lists the PCH features.

Rapid Storage	Currently not supported
USB	4x USB 3.0 (Incl. USB 2.0)
	+ 4x USB 2.0
VT-d	Supported
TXT	Supported
SATA RAID	Supported

#### 2.3.4. System Memory

The COMe-bSL6 supports a dual DDR4 memory interface with one SO-DIMM socket per channel. The sockets support the following system memory features.

Socket	2x SO-DIMM DDR4
Memory Type Channel 1: DDR4-2133 SODIMM up to 16 GB non ECC	
	Channel 2: DDR4-2133 SODIMM up to 16 GB non ECC
Memory Module Size	4GB, 8 GB and 16 GB
Bandwidth	34.1 Gb/s at 2133 MT/s

## 2.3.4.1. Memory Operating Frequencies

The system memory's frequency is the lowest frequency of all the memory modules placed in the system. Each memory module's frequency can be determined through the memory module's SPD register.

The table below lists the operating memory frequencies based on the combination of DIMMs and processors.

DIMM Type	Module Name	Memory Data Transfers (MT/s)	Processor System Bus Frequency (MHz)	Resulting Memory Clock Frequency (MHz)	Peak Transfer Rate (MB/s)
DDR4 2133	PC4-17000	2133.33	2133	266.76	17066.67



For a list of Kontron memory modules, see Table 7: Memory Modules.

In general, memory modules have a much lower longevity than Computer-on-Modules, and therefore the EOL of the memory modules may occur several times during the lifetime of a Computer-on-Module. Kontron guarantees to maintain memory modules by replacing EOL memory modules with another similar type of qualified module.

As a minimum, it is recommend to use Kontron memory modules for prototype system(s) in order to prove the stability of the system and as a reference.

For volume production, you might request to test and qualify other types of RAM. In order to qualify RAM it is recommend to configure three systems running a RAM Stress Test program in a heat chamber at 60°C, for a minimum of 24 hours.

#### 2.3.5. Graphics

#### 2.3.5.1. Digital Display Interfaces

Up to three independent Digital Display Interfaces can be used simultaneously and in combination, to implement an independent or cloned display configuration using DP 1.2 'Multi Media Stream Transport.

- 2x DP 1.2, (CPU Port B&C on DDI1/2)
- 1x eDP 1.4 ( CPU Port A on DDIO used for the LVDS bridge)
- ► HDMI 1.4b (native)
- ► HDMI 2.0 via LS-Pcon converter chip connected to DP port
- DVI
- Optional VGA via a DP2VGA converter (CPU Port D on DDI3)

### 2.3.5.2. Display Resolution

The following table lists the maximum supported display resolution at a set frequency and bit per pixel (bpp) for the supported display interfaces.

Display Interfaces	Maximum Resolution
eDP	4096 x 2304 (60 Hz, 24 bpp)
DP+	4096 x 2304 (60 Hz, 24 bpp)
HDMI 1.4 ( native)	4096 x 2160 (24 Hz, 24 bpp)
HDMI 2.0 (via LS-Pcon)	4096 x 2160 (60 Hz, 24 bpp)
VGA	1920 x 1200 (60 Hz, 24 bpp)

The maximum resolution is based on the implementation of four lanes with HBR2 link data rates and assumes maximum VCC. If more than one active display port is connected, then the processor frequency may be lower than base frequency in thermally limited scenarios.



At 4K/UHD resolution, a DisplayPort redriver on the carrier is recommended to increase the link margin.

#### 2.3.6. LVDS

The embedded display port to LVDS bridge (eDP2LVDS) supports dual LVDS 18-bit or 24-bit channels. With an optional eDP instead of LVDS w/o converter chip.

The following table lists basic LVDS features.

LVD Channels	1x or 2x
LVDS Bits / Pixel 18 bit; 24 bit VESA mapping; 24 bit OpenLDI mapping	
LVDS Maximum Resolution	Up to 1920 x 1200
PWM Backlight Control	Supported
Supported Panel Data	JILI; EDID 1.3; EDID 1.4; DisplayID

#### 2.3.7. Audio

Three independent HD Audio (HDA) streams can be supported simultaneously on HDMI/DP. The default for audio support is over the Display Port (DP), with an additional option for baseboard audio via an external HDA codec on the carrier board.

### 2.3.8. PCI Express (PCIE) Configuration

The COMe-bSL6 supports eight general-purpose PCIe lanes and one PEG port with 16 lanes

### 2.3.8.1. General Purpose PCI-Express Lanes

The eight PCIe lanes are available on the COMe connector. The COMe signals PCIEO-PCIE3 serve as the Intel PCIe Storage Device #1.

Table 9: General Purpose PCI-Express lanes

COMe Connector	PSH HSIO Port	PCH I/O Function	Comments
PCIE0	15	PCIe #9	Intel PCIe Storage Device #1.
PCIE1	16	PCIe #10	
PCIE2	17	PCIe #11	
PCIE3	18	PCIe #12	
PCIE4	7	PCIe #1	
PCIE5	8	PCIe #2	
PCIE6	9	PCIe #3	
PCIE7	10	PCIe #4	

### 2.3.8.2. PCI-Express Graphics x16 (PEG) Port

The PCI Express Graphics  $\times$  16 (PEG) port is available on the COMe connector. The configuration is changeable with 1x 16 as default. If more than one device is connected, then the device with the highest lane count should be connected to the lower lanes, for example, connect lane 0 to lane 0 of the device with the highest lane count. The opposite is true for lane reversal. In this case, the device with the highest lane count is connected to the higher lanes, for example, connect lane 15 to lane 0 of the device.

For more information on possible bifurcation configurations and lane mapping, see Table 10 PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Mapping and Table 11. PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Reversal Mapping.

Table 10: PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Mapping

COMe PEG	(1x1	5)	(2x8	3)	(1x8 + 2x4)	
Lane 0	0	Linked with [0:1:0]	0	Linked with [0:1:0]	0	Linked with:[0:1:0]
Lane 1	1	[Segment:Bus:Device]	1	[Segment:Bus:Device]	1	[Segment:Bus:Device]
Lane 2	2		2		2	
Lane 3	3		3		3	
Lane 4	4		4		4	
Lane 5	5		5		5	
Lane 6	6		6		6	
Lane 7	7		7		7	
Lane 8	8		0	Linked with [0:1:1]	0	Linked with [0:1:1]
Lane 9	9		1	[Segment:Bus:Device]	1	[Segment:Bus:Device]
Lane 10	10		2		2	
Lane 11	11		3		3	
Lane 12	12		4		0	Linked with [0:1:2]
Lane 13	13		5		1	[Segment:Bus:Device]
Lane 14	14		6		2	
Lane 15	15		7		3	

Table 11: PCI-Express Graphics x16 (PEG) Port Bifurcation and Lane Reversal Mapping

COMe PEG	(1x1	5) Reversed	(2x8	3) Reversed	(1x8	+ 2x4) Reversed
Lane 0	15	Linked with [0:1:0]	7	Linked with [0:1:1]	3	Linked with [0:1:2]
Lane 1	14	[Segment:Bus:Device]	6	[Segment:Bus:Device]	2	[Segment:Bus:Device]
Lane 2	13		5		1	
Lane 3	12		4		0	
Lane 4	11		3		3	Linked with:[0:1:1]
Lane 5	10		2		2	[Segment:Bus:Device]
Lane 6	9		1		1	
Lane 7	8		0		0	
Lane 8	7		7	Linked with [0:1:0]	7	Linked with [0:1:0]
Lane 9	6		6	[Segment:Bus:Device]	6	[Segment:Bus:Device]
Lane 10	5		5		5	
Lane 11	4		4		4	
Lane 12	3		3		3	
Lane 13	2		2		2	
Lane 14	1		1		1	
Lane 15	0		0		0	

#### 2.3.9. USB

Both USB 3.0 and USB 2.0 ports are available, where USB3.0 ports are backwards compatible with the USB 2.0 specification.

The following table lists the supported USB feature.

USB Ports	4x USB 3.0 ports (including USB 2.0) 4x USB 2.0 ports
USB Over Current Signals	4x
USB Client Port	1x (optional for all COMe-types)

The following table lists the COMe port and PCH USB 3.0 and USB 2.0 port combinations.

Table 12: COMe USB 3.0 Ports and USB 2.0 Ports

COMe Port #	USB 2.0	USB 3.0	Comments
0	USB2_1	USB3_1	USB 3/USB 2.0
1	USB2_2	USB3_2	
2	USB2_3	USB3_3	
3	USB2_4	USB3_4	
4	USB2_5		USB 2.0
5	USB2_6		
6	USB2_7		
7	USB2_8		



The PCH implements an xHCI USB controller that provides support for up to 14 USB 2.0 signals pairs, 10 SuperSpeed USB 3.0 signal pairs, with support for up to 64 devices and 128 endpoints. The xHCI controller supports wake up from sleep states S1- S4.

#### 2.3.10. SATA

The SATA high-speed storage interface supports four SATA Gen3 ports with transfer rates of up to 6 Gb/s.

The following table lists the COMe connector port and PCH port SATA combinations.

COMe Port	PCH High-speed	PCH I/O	Comments
	I/O Port #	Function	
SATA0	19	SATA #0B	SATA Gen3 6Gb/s
SATA1	20	SATA #1B	
SATA2	21	SATA#2	
SATA3	22	SATA#3	

#### 2.3.11. Ethernet

The COMe-bSL6 supports Ethernet connectivity with the Intel® i219LM Ethernet controller.

Ethernet	10/100/1000 Mbit	
Ethernet Controller	Intel® I219LM	

Additional features of the Intel i219LM Ethernet controller are:

- ▶ 10 Base-T/100 Base-TX and 1000 Base-T (IEEE 8082.3 conformity)
- Auto Negotiation (IEEE 802.3u)
- Intel® vPro™ <sup>2</sup> Technology
- Intel® Stable Image Platform Program (SIPP)
- Intel Standard Manageability
- Power Optimized Platform Low-power Management System
- Energy Efficient Ethernet (IEEE 802.3az)
- TCP/UDP checksum calculations and TCP segmentation offload (for IPv4 and IPv6)
- Receive Side Scaling (RSS)
- Dual Tx and Rx queues
- Jumbo Frame Support for up to 9 KB
- Teaming
- Shared Flash with system BIOS
- Server Operating System support
- Network proxy/ARP support
- 32 Wake Filter support



If the LAN-Cable is disconnected, the ULP (Ultra Low Power) driver featured under Windows 8.1 and Windows 10 can cause undefined LED behavior.

To disable ULP, use the "Intel ULPenable-Utility 1.3".

For more information refer to EMD Customer Section or contact Kontron Support.

To use the LAN Boot function make the following changes in the BIOS setup menus:

- Advanced > Network Stack Configuration > NetworkStack > Enable
- Advanced > CSM Configuration > CSM Support > Enabled

Then in the expanded CMS screen under 'Option ROM execution'

- Set 'Network' to 'Legacy'.
- Set 'Video' to 'Legacy', to receive a graphical output on the DP monitor,



## 2.3.12. COMe High Speed Interfaces

The following table lists the COMe connector's port usage for the possible PCH high-speed I/O Interfaces USB 3.0, PCIe 3.0, SATA 3.0 and LAN.

Table 13: COMe Connector PCH High Speed I/O Port Interfaces

COMe Connector	HS I/O port	USB 3.0	PCIe 3.0	SATA 3.0	LAN	Description
SATA 3	22			SATA#3		SATA Gen 3
SATA 2	21			SATA#2		SATA Gen 3
SATA 1	20			SATA#1B		SATA Gen 3
SATA 0	19			SATA#0B		SATA Gen 3
PCIE3	18		PCIe#12			PCI express lane 0-15
PCIE2	17		PCIe#11			PCI express lane 0-15
PCIE1	16		PCIe#10			PCI express lane 0-15
PCIE0	15		PCIe#9			PCI express lane 0-15
GBE_MDI	11				1 Gbit	10/100/1000 Mbit Ethernet
PCIE7	10		PCIe#4			PCI express lane 0-15
PCIE6	9		PCIe#3			PCI express lane 0-15
PCIE5	8		PCIe#2			PCI express lane 0-15
PCIE4	7		PCle#1			PCI express lane 0-15
USB_SS3	4	USB3_4				USB 3.0
USB_SS2	3	USB3_3				USB 3.0
USB_SS1	2	USB3_2				USB 3.0
USB_SS0	1	USB3_1				USB 3.0

## 2.3.13. Storage Features

The following table lists the on-board storage features.

Serial-ATA	4x SATA 6GB/s
SATA AHCI NCQ, HotPlug, Staggered Spinup, eSATA, PortMultiplier	

#### 2.3.14. BIOS/Software Features

The following table lists the BIOS and Software features.

Supported BIOS EFI	AMI Aptio V UEFI
Software	KEAPI 3 for all supported OS
	EFI Utilities to log and process module information
	BIOS/EFI Flash utility for EFI shell, Windows, Linux
	BIOS/EFI Utility for customers to implement Boot Logo
OS Support	Windows 10, 8.1,(64 bit)
	Windows 7 (32 bit & 64 bit)
	Windows Embedded Industrial, 8.1, 64 bit + Demo Image
	Windows Embedded Standard 7, (64 bit & 86 bit)
	Linux Yocto 64 bit BSP + LiveCD
	VxWorks 7, 64 bit BSP

<u>www.kontron.com</u> // 29

## 2.3.15. COMe Features

The following table lists supported COMe specification features. For more information, see the COMe specification.

SPI	Boot from an external SPI	
LPC	Supported	
UART	2x UART (RX/TX)	
LID Signals	Supported	
Sleep Signals	Supported	
SMBus	Supported	
Audio	HD Audio for external HAD codecs	

### 2.3.16. Kontron Features

The following table lists specific Kontron features.

External I2C Bus	Fast I2C, MultiMaster capable
M.A.R.S. Support	Supported
Embedded API	KEAPI3
Custom BIOS Settings / Flash Backup	Supported
Watchdog Support	Triple Staged

### 2.4. Electrical Specification

#### 2.4.1. Power Supply Voltage

The supply voltage is applied through the VCC pins (VCC) of the module connector. The COMe-bSL6 supports a power supply input from 8.5 V to 20 V and operation in both single supply power supply mode and ATX power supply mode

The following table lists the power supply specifications.

Supply Voltage Range (VCC)	8.5 V to 20 V
Supply Voltage (VCC)	12 V
Standby Voltage	5V DC +/- 5 %
RTC	2.5 V to 3.47 V



5V Standby voltage is not mandatory for operation.

Extended temperature variants are validated for 12 V supply only.

### 2.4.2. Power Supply Rise Time

The input voltage rise time is 0.1 ms to 20 ms from input voltage  $\leq$ 10 % to nominal VCC. To comply with the ATX specification there must be a smooth and continuous ramp of each DC input voltage from 10 % to 90 % of the DC input voltage final set point.

## 2.4.3. Power Supply Voltage Ripple

The maximum power supply voltage ripple is 100 mV peak-to-peak at 0 MHz to 20 MHz.

## 2.4.4. Power Consumption

The maximum power consumption of the different COMe-bSL6 variants is 36 W to 60 W.

The following table lists the power consumption values

SFX PSU	Voltage Rail (VDC)	Maximum Current (A)	Maximum Peak Current (A)	Expected Module Power Consumption
90 W	+12 V DC	1.5 A	4.8 A	
120 W	+12 V DC	3 A	6 A	15 W TDP x 1.25 (PL2) + 10 %= 1.8 A @ 12 V
150 W	+12 V DC	5 A	8 A	28 W TDP x 1.25 (PL2) + 10 %= 1.8 A @ 12 V
160 W	+12 V DC	8 A	10 A	
180 W	+12 V DC	10 A	13 A	



For Information on detailed power consumption measurements in all states and benchmarks for CPU, graphics and memory performance, see Application Note KEMAP054 at EMD Customer Section.

## 2.4.5. Power Management

Power management options are available within the BIOS setup.

ACPI Settings	ACPI 4.0
Miscellaneous Power	Supported in BIOS setup menu
Management	

Within the BIOS setup If VCC power is removed,  $5 \text{ V} \pm 5 \%$  can be applied to the V\_5V\_STBY pins to support the following suspend-states:

- Suspend to RAM (S3)
- Suspend-to-disk / Hibernate (S4)
- Soft-off state (S5)

The Wake-Up event (50) requires VCC power, as the board is running.

## 2.4.6. Power Supply Control Settings

The following table provides a description of the COMe-bSL6's power supply control settings.

Power Button (PWRBTN#)	Pin B12	To start the module using the power button, the PWRBTN# signal must be at least 50 ms (50 ms ≤ t < 4 s, typical 400 ms) at low level (Power Button Event). Pressing the power button for at least four seconds turns off power to the module (Power Button Override).
Power Good (PWR_OK)	Pin B24	PWR_OK is internally pulled up to 3.3 V and must be at the high level to power on the module. This can be driven low to hold the module from powering up as long as needed. The carrier needs to release the signal when ready.  Low level prevents the COM3-module from entering the SO state. A falling edge during SO will cause a direct switch to S5 (Power Failure).
Reset Button (SYS_RESET#)	Pin B49	When the SYS_RESET# pin is detected active (falling edge triggered), it allows the processor to perform a "graceful" reset, by waiting up to 25 ms for the SMBus to go idle before forcing a reset, even though activity is still occurring. Once the reset is asserted, it remains asserted for 5 ms to 6 ms regardless of whether the SYS_RESET# input remains asserted or not.
SM-Bus Alert (SMB_ALERT#)	Pin B15	With an external battery manager present and SMB_ALERT #connected, the module always powers on even if the BIOS switch "After Power Fail" is set to "Stay Off".

#### 2.4.7. Power Supply Modes

#### 2.4.7.1. ATX Mode

By connecting an ATX power supply with VCC and 5 VSB, PWR\_OK is set to low and VCC is off. Pressing the power button sets the ATX PSU setting PWR\_OK to high and powers VCC. The PS\_ON# signal generated by SUS\_S3# (A15) indicates that the system is in Suspend to RAM state. An inverted copy of SUS\_S3# on the carrier board may be used to enable non-standby power on a typical ATX supply.

The input voltage must always be higher than 5 V Standby (VCC > 5 VSB) on Computer-on-Modules supporting a wide input voltage range down to 4.75 V.

Table 14: ATX Mode Settings

State	PWRBTN#	PWR_OK	V5_StdBy	PS_ON#	VCC
G3	×	×	0V	×	0V
S5	high	low	5V	high	0V
S5 → S0	PWRBTN Event	low → high	5V	high → low	0 V→ VCC
50	high	high	5V	low	VCC

<sup>(</sup>x) – Defines that there is no difference if connected or open.

## 2.4.7.2. Single Supply Mode

In single supply mode, without 5V standby the module starts automatically when VCC power is connected and Power Good input is open or at high level (internal PU to 3.3 V). PS\_ON# is not used in this mode and VCC can be 8.5 V to 20 V.

To power on the module from the S5 state, press the power button or reconnect VCC. Suspend/Standby states are not supported in single supply mode.

Table 15: Single Supply Mode Settings

State	PWRBTN#	PWR_OK	V5_StdBy	VCC
G3	0V/x	0V/x	0V/x	0V/x
G3 → S0	high	open / high	open	connecting VCC
S5	high	open / high	open	VCC
S5 → S0	PWRBTN event	open / high	open	reconnecting VCC

<sup>(</sup>x) – Defines that there is no difference if connected or open.



All ground pins must be connected to the carrier board's ground plane.

#### 2.5. Thermal Management

#### 2.5.1. Heatspreader and Cooling Solutions

A heatspreader plate assembly is available from Kontron for the COMe-bSL6. The heatspreader plate on top of this assembly is NOT a heat sink. The heatspreader works as a COM Express® standard thermal interface to be use with a heat sink or external cooling devices.

External cooling must be provided to maintain the heatspreader plate at proper operating temperatures. Under worst-case conditions, the cooling mechanism must maintain an ambient air temperature and the heatspreader plate's surface temperature must remain under the maximum temperature range.

You can use many thermal-management solutions with heatspreader plates, including active and passive approaches.

The optimum cooling solution varies, depending on the COM Express® application and environmental conditions. Active or passive cooling solutions provided from Kontron for the COMe-bSL6 are usually designed to cover the power and thermal dissipation for a commercial temperature range used in housing with proper airflow.

#### 2.5.2. Operating with Kontron Heatspreader Plate (HSP) Assembly

The operating temperature defines two requirements:

- Maximum ambient temperature with ambient being the air surrounding the module
- Maximum measurable temperature on any spot on the heatspreader's surface

The heatspreader is tested for the following temperature specifications.

Table 16: Heatspreader Test Temperature Specifications

Temperature Specification	Validation requirements
Commercial Grade	at 60°C HSP temperature the CPU @ 100% load needs to run at nominal frequency
Extended Temperature (E1)	at 75°C HSP temperature the CPU @ 75% load is allowed to start speedstepping for thermal protection
Industrial Grade by screening (E2S)	at 85°C HSP temperature the CPU @ 50% load is allowed to start throttling for thermal protection

#### 2.5.3. Operating without Kontron Heatspreader Plate Assembly

The operating temperature is the maximum measurable temperature on any spot on the module's surface.

<u>www.kontron.com</u> // 34

#### 2.5.4. On-board Fan Connector

The modules 3-pin fan connector powers, controls and monitors a fan for chassis ventilation.

Fan connector specification:

Part number (Molex) J3: 53261-0371

Mates with: 51021-0300

Crimp terminals: 50079-8100

#### Table 17: 3-Pin Fan Connector Pin Assignment:

Pin	Signal	Description	Type
1	Fan_Tach_IN#	Input voltage	I
2	V_FAN	Limited to a max. 12 V (±10%) across the whole input range	PWR
3	GND	Power GND	PWR

To connect a standard 3-pin connector fan to the module, use one of the following adaptor cables:

- KAB-HSP 200 mm (PN 96079-0000-00-0)
- KAB-HSP 40 mm (PN 96079-0000-00-2)

If the input voltage is below 13 V, the maximum supply current to the on-module fan connector is 350 mA. The maximum supply current is limited to 150 mA if the input voltage is between 13 V and 20 V.

NOTICE

Always check the fan specification according to the limitations of the output current.

Table 18: Electrical Characteristics of the Fan Connector

Module Input Voltage	4.75 V to 13 V	13 V to 20 V
FAN Output Voltage	4.75 V to 13 V	12 V (+/- 10%)
FAN Output Current	350 mA maximum	150 mA

To connect a standard 3-pin connector fan to the module, use one of the following adaptor cables:

- KAB-HSP 200 mm (PN 96079-0000-00-0)
- KAB-HSP 40 mm (PN 96079-0000-00-2)

## 2.6. Environmental Specification

## 2.6.1. Temperature

Kontron defines the following temperature grades for Computer-on-Modules. For more information on the available temperature grades for the COMe-bSL6, see Chapter 2.1 Module Variants.

Table 19: Temperature Grade Specifications

Temperature Grades	Operating	Storage (Non-operating)	Validated Input Voltage
Commercial Grade	0°C to +60°C	-40°C to +85°C	VCC: 8.5 V – 20 V
Extended Temperature (E1)	-25°C to +75°C	-30°C to +85°C	VCC: 12 V
Industrial Grade by Screening (E2S)	-40°C to +85°C (or custom)	-40°C to +85°C	VCC: 12 V

## 2.6.2. Humidity

### Table 20: Humidity Specifications

Humidity
93% at 40°C non-condensing (according to IEC 60068-2-78)

### 2.7. Standards and Certifications

The COMe-bSL6 complies with the following standards and certifications. All Peripheral interfaces intended for connection to external equipment are ESD/EMI protected.

Table 21: Standards and Certifications

Emission	EN55022:2019 Class B Information technology equipment, radio disturbance characteristics- limits and methods of measurement
	IEC 61000-6-3 :2006 + A1:2010 + AC: 2011 / EN 61000-6-3 :2007 + A1:2011 + AC:2012 EMC generic emissions standard for residential commercial and light industrial environment
Immunity (EMI)	IEC / EN 61000-6-2 : 2005 EMC generic standards immunity for industrial environments
	Includes the following tests: IEC / EN 61000-4-2 - Electrostatic discharge immunity ESD IEC / EN 61000-4-3 - Radiated field immunity IEC / EN 61000-4-4 - Electrical fast transient/burst (EFT) burst IEC / EN 61000-4-5 - Surge immunity test IEC / EN 61000-4-6 - Immunity to conducted disturbances IEC / EN 61000-4-8 - Power frequency magnetic field Immunity IEC / EN 61000-4-11 - Voltage dips, short interruptions, & voltage variation immunity
Safety	EN 62368-1:2014 Safety for audio/video and information technology equipment  UL 60950-1 / CSA 60950-1 Information Technology Equipment Including Electrical Business Equipment  NWGQ2.E304278  NWGQ8.E304278
Shock	IEC / EN 60068-2-27 Non-operating shock test – (half-sinusoidal, 11 ms, 15 g)
Vibration	IEC / EN 60068-2-6 Non-operating vibration – (sinusoidal, 10 Hz – 4000 Hz, +/- 0.15 mm, 2 g)
Theoretical MTBF	467598 @ 40°C Reliability report article number 38030-0000-28-8 For more details, see Chapter 2.7.1 MTBF.
(RoHS II)	2011/65/EU  Compliant with the directive on the restriction of the use of certain hazardous substances in electrical and electronic equipment

#### 2.7.1. MTBF


The following MTBF (Mean Time Before Failure) values were calculated using a combination of manufacturer's test data, if the data was available, and the Telcordia (Bellcore) issue 2 calculation for the remaining parts.

The Telcordia calculation used is "Method 1 Case 3" in a ground benign, controlled environment (GB,GC). This particular method takes into account varying temperature and stress data and the system is assumed to have not been burned in.

Figure 2 below shows MTBF de-rating for the E1 temperature range in an office or telecommunications environment. Other environmental stresses (such as extreme altitude, vibration, salt-water exposure) lower MTBF values.

System MTBF (hours) = 467598 @ 40°C (Reliability report article number 36030-0000-28-8)

Table 22: MTBF Temperature de-Rating





The above estimates assume no fan, but a passive heat sinking arrangement. Estimated RTC battery life (as opposed to battery failures) is not accounted for in the above figure and needs to be considered separately. Battery life depends on both temperature and operating conditions. When the Kontron unit has external power, the only battery drain is from leakage paths.


### 2.8. Mechanical Specification

#### 2.8.1. Dimensions

The dimensions of the module are:

95.0 mm x 125.0 mm (3.75 " x 4.92 ")


Figure 2: Module Dimensions



### 2.8.2. Height

The COM Express® specification defines a module height of approximately 13 mm from module PCB bottom to heatspreader top, as shown in the figure below.

Figure 3: Module Height



Cooling solutions provided by Kontron for basic sized Computer-on-Modules are 27 mm in height from module bottom to heatsink top. Universal Cooling solutions to be mounted on the heatspreader are 14.3 mm in height for an overall height of 27.3 mm from module bottom to heatsink top.

### 3/ Features and Interfaces

#### 3.1. Fast I2C

Fast I2C supports transfer between components on the same board. The COMe-bSL6 features an on-board I2C controller connected to the LPC Bus.

The I2C controller supports:

- Multimaster transfers
- Clock stretching
- Collision detection
- Interruption on completion of an operation

#### 3.2. GPIO

The eight GPIO pins support four inputs pins (A54 for GPIO, A63 for GPI1, A67 for GPI2 and A85 for GPI3) and four output pins (A93 for GP00, B54 for GP01, B57 for GP02 and B63 for GP03) by default. The four GPI [0-3] pins are pulled high with a pull-up resistor (e.g. 100 K ohms) and the four GPO [0-3] pins are pulled low with a pull-down resistor (e.g. 100 K ohms) on the module.

To change the default GPIO signal-state users are required to make BIOS and/or OS-driver changes, and additional hardware changes by adding external termination resistors on the carrier board to override the weak on-module pull-up resistors with a lower resistance pull-down (e.g. 10 K ohms), or pull-down resistors with a lower resistance pull-up (e.g. 10 K ohms).

# 3.3. Kontron Security Solution (optional)

Kontron Security Solution is a combined hardware and software solution that includes an embedded hardware security module and a software framework to provide full protection for your application.

The optional integrated security module connects to USB2 Port 9, supporting the following features:

- Copy protection
- IP protection
- License model enforcement

If required, customers can customize the solution to meet specific needs. For more information, contact Kontron Support.

#### 3.4. LPC

The Low Pin Count (LPC) Interface signals are connected to the LPC Bus bridge located in the CPU or chipset. The LPC low speed interface can be used for peripheral circuits such as an external Super I/O Controller that typically combines legacy-device support into a single IC. The implementation of this subsystem complies with the COM Express® Specification. The COM Express® Design Guide maintained by PICMG provides implementation information or refer to the official PICMG documentation for more information.

The LPC bus does not support DMA (Direct Memory Access). When more than one device is used on LPC, a zero delay clock buffer is required. This leads to limitations for ISA bus and SIO (standard I/O(s) like floppy or LPT interfaces) implementations.

All Kontron COM Express® Computer-on-Modules imply BIOS support for the following external baseboard LPC Super I/O controller features for the Winbond/Nuvoton 83627DHG-P.

Table 23: Supported BIOS Features

3.3V 83627DHG-P	AMI EFI APTIO V
PS/2	Not specified
COM1/COM2	Supported
LPT	Supported
HWM	Not supported
Floppy	Not supported
GPIO	Not supported

Features marked as not supported do not exclude OS support (e.g., HWM is accessible via SMB). If any other LPC Super I/O additional BIOS implementations are necessary, contact Kontron Support.

#### 3.5. M.A.R.S.

The smart battery implementation for Kontron Computer-on-Modules called Mobile Application for Rechargeable Systems (M.A.R.S.) is a BIOS extension for an external smart battery manager or charger. M.A.R.S. includes support for a SMBus charger/selector (e.g. Linear Technology LTC1760 Dual Smart Battery System Manager) and provides ACPI compatibility to report battery information to the operating system.

Table 24: Reserved SM-Bus Addresses for Smart Battery Solutions on the Carrier

8-bit Address	7-bit Address	Device
12h	0x09	SMART_CHARGER
14h	0×0A	SMART_SELECTOR
16h	0x0B	SMART_BATTERY

# 3.6. Rapid Shutdown

The rapid shutdown functions for R E2S modules functions as follows:

- An active-high shutdown signal is asserted by the COM Express Eval Type 6 carrier board via pin C67 of the COM Express connector. The characteristics of the shutdown signal are as follows:
  - ► Amplitude 5.0V +/- 5%
  - Source impedance < = 50 ohms</p>
  - Rise time ← 1uS
  - Duration >= 20uS

The assertion of this signal causes all power regulators to be disabled and the internal power supply rails to be discharged by crowbar circuits. The shutdown circuitry provides internal energy storage that maintains crowbar activation for at least 2 mS following the de-assertion of the shutdown signal. The circuit also incorporates a weak input pulldown resistor so that the R E2S module will operate normally in systems where the rapid shutdown functionality is not used and pin C67 of the COM Express is left unconnected.

Simultaneously with the leading edge of shutdown, the 12 V (main) input power to the R E2S module is removed and these input power pins are externally clamped to ground though a crowbar circuit located on the COM Express carrier board. This external clamping circuit must maintain a maximum resistance of approximately 1 ohm and be activated for a minimum of 2 mS.

Simultaneously with the leading edge of shutdown, the 5V (standby) input power to the R E2S module is removed, if present. External clamping on these pins is not necessary.

### 3.7. Crowbar Implementation Details

As a tool for designing the internal crowbars, Kontron calculated the total capacitance present on each of the internal power rails, and the required discharge resistance in order to achieve the desired voltage decay time constant. The principal design criteria are that each supply rail must decay to 37% of initial value (equivalent to 1RC) within 250 uS, and to below 1.5 V within 2 mS. Analysis shows that the power rails fall into four general classes. Each class of power rails has a corresponding discharge strategy.

- 1. Power Input Rails: The main 12 V power input rail incorporates about 300 uF of distributed capacitance. This rail must be discharged by an external crowbar located on the carrier board that must provide a shunt resistance of approximately 1 ohm. The peak power dissipation in this crowbar resistance will be relatively high (on the order of 150 W when the crowbar is activated), but will diminish very rapidly as the input capacitors discharge.
- Low Voltage, High Power Rails: Each of these five "major" internal supply rails has an output voltage in the 1.0 V to 1.5V range, and each rail has between 1500 uF and 3300 uF of output capacitance. The required discharge resistances for these rails are in the range of 0.1 ohm to 0.2 ohm, and peak discharge currents are in the range of 8 A to 16A.

The discharge circuit for each rail is implemented with a "pulse withstanding" thick-film SMT resistor in series with a low-RDSon MOSFET. The resistor peak powers are in the 8 W to 20 W range; depending on PCB layout considerations either a single resistor or multiple smaller resistors may be used to achieve sufficient pulse handling capability.

Because of the relatively high currents in the discharge paths, these crowbar circuits require wide copper traces and careful component placement adjacent to the output components of the corresponding power supplies.

- Low Voltage, Low Power Rails: These rails have voltages of 1.8 V or less and capacitances under 1000 uF, with peak discharge currents <3 A. The discharge circuits for these rails are also implemented with resistor(s) and a low-RDSon MOSFET. In some cases, the peak pulse power dissipation in the resistor(s) is low enough that specialty "pulse withstanding" resistors are not required.
- Medium Voltage Rails: These 3.3 V and 5 V rails typically have relatively small output capacitances and peakdischarge currents <1 A. The discharge circuits for these rails are typically implemented with conventional resistor(s) and a low-RDSon MOSFET.

#### 3.8. Shutdown Input Circuit Details

The shutdown input pin to the R E2S module is coupled through a series Schottky diode and a small series resistor to the gates of all crowbar MOSFETs, connected in parallel. All crowbar MOSFETs are N-channel "logic level" parts that have are specified for operation at Vgs = 4.5 V. Three additional components are connected in parallel between the MOSFET gates and ground:

- A capacitor that provides energy storage to keep the MOSFETs conducting for several mS after the shutdown signal is de-asserted.
- A high-value resistor that provides a discharge path for the capacitor as well as a pulldown resistance (to insure that the shutdown circuits remain inactive if the shutdown pin is left floating).
- A 6.2V zener diode that protects the MOSFET gates from damage due to input ESD or input overdrive.

In order to insure that the crowbars do not "fight" active switching regulators while the input capacitors are being discharged, the shutdown circuit rapidly crowbars the 5 V rail, with a time constant <10 uS. The 5 V rail powers most of the remaining switching regulators, and as its voltage falls below about 4 V those regulators enter under-voltage lockout mode and cease to operate. Additionally, by using the UVLO mechanism in the design of the R E2S module, Kontron minimizes the risk of inadvertently affecting the standard power sequencing logic for such R E2S modules.

Two of the switching regulators do not require the 5 V supply for operation, and in these cases it is necessary to clamp the enable inputs to ground when shutdown begins.

### 3.9. Real Time Clock (RTC)

The RTC keeps track of the current time accurately. The RTC's low power consumption means that the RTC can be powered from an alternate source of power enabling the RTC to continue to keep time while the primary source of power is off or unavailable. The COMe-bSL6's RTC battery voltage range is 2.5 V to 3.47 V.

### 3.10. Serial Peripheral Interface (SPI)

The Serial Peripheral Interface Bus (SPI bus) is a synchronous serial data link standard. Devices communicate in master/slave mode, where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select (chip select) lines. SPI is sometimes called a four-wire serial bus, contrasting with three, two and one-wire serial buses.



The SPI interface can only be used with a SPI flash device to boot from the external BIOS on the baseboard.

#### 3.10.1. SPI boot

The COMe-bSL6 supports boot from a 16 MB 3V serial external SPI Flash. Pin A34 (BIOS\_DISO#) and pin B88 (BIOS\_DIS1#) configure the SPI Flash as follows:

Table 25: SPI Boot Pin Configuration

Configuration	BIOS_DISO#	BIOS_DIS1#	Function
1	open	open	Boot on module BIOS
2	GND	open	Not supported
3	open	GND	Boot on baseboard SPI
4	GND	GND	Not supported



BIOS does not support being split between two chips. Booting takes place either from the module SPI or from the baseboard SPI.

The following table provides a list of supported SPI Boot Flash types for the 8-SOIC package.

Table 26: Supported SPI Boot Flash Types for 8-SOIC Package

Size	Manufacturer	Part Number	Device ID
16MB	Maxim	MX25L12835F	0x20
16MB	Winbond	W25Q128FV	0x40
16MB	Micron	N25Q128A	0xBA
16MB	ISSI	IS25LP128	0x60

<u>www.kontron.com</u> // 43

### 3.10.2. Using an External SPI Flash

Initially, boot on the EFI Shell with an USB key containing the binary used to flash the SPI, plugged in on the system.

Depending on which SPI you would like to flash, you will need to use the (BIOS\_DIS1) jumper located on the carrier Topanga Canyon Type 6 ( J27).

To flash the carrier or module Flash chip:

- 1. Connect a SPI flash with the correct size (similar to BIOS binary (\*.BIN) file size) to the carrier SPI interface.
- Open pin A34 (BIOS\_DISO#) and pin B88 (BIOS\_DIS1#) to boot from the module BIOS.
- Turn on the system and make sure your USB is connected then start the setup. (See Chapter 6.1 Starting the uEFI BIOS).
- Check that the following entries are set to their default setting:

Advanced > PCH FW Configuration > Firmware update configuration > ME FW Image Re-Flash > Disabled Advanced > PCH FW Configuration > Firmware update configuration > Local FW Update > Enabled

Then, change the setup option:

Chipset > PCH-IO Configuration > BIOS Security Configuration > BIOS Lock > Disabled

- Save and exit setup.
- Reboot system into EFI shell.
- Connect pin B88 (BIOS\_DIS1#) to ground to enable the external SPI flash.
- From the EFI shell, enter the name of the partition of your USB Key in this example; Hit FSO: then enter.
- Type FPT –SAVEMAC –F <biosname.BIN>
- Wait until the program ends properly and then power cycle the whole system.

The system is now updated.



Depending on the state of the external SPI flash, the program may display up to two warning messages printed in red. Do not stop the process at this point! After a few seconds of timeout, flashing proceeds. For more information, refer to the <u>EMD Customer Section</u>.

#### 3.10.3. External SPI flash on Modules with Intel® ME

If booting from the external (baseboard mounted) SPI flash then exchanging the COM Express® module for another module of the same type will cause the Intel® Management Engine (ME) to fail during the next start. This is due to the design of the ME that bounds itself to every module to which it was previously flashed. In the case of an external SPI flash, this is the module present at flash time.

To avoid this issue, conduct a complete flash of the external SPI flash device after changing the COM Express® module for another module. If disconnecting and reconnecting the same module again, this step is not necessary.

# 3.11. SpeedStep™ Technology

SpeedStep™ technology enables you to adapt high performance computing to your applications by switching automatically between maximum performance mode and battery-optimized mode, depending on the needs of the application. When powered by a battery or running in idle mode, the processor drops to lower frequencies (by changing the CPU ratios) and voltage, thus conserving battery life while maintaining a high level of performance. The frequency is automatically set back to the high frequency, allowing you to customize performance.

In order to use the Intel® Enhanced SpeedStep™ technology the operating system must support SpeedStep™ technology.

By deactivating the SpeedStep<sup>™</sup> feature in the BIOS, manual control or modification of the CPU performance is possible. Setup the CPU Performance State in the BIOS Setup or use third party software to control the CPU Performance States.

#### 3.12. Trusted Platform Module (TPM 2.0)

A Trusted Platform Module (TPM) stores RSA encryption keys specific to the host system for hardware authentication. The term TPM refers to the set of specifications applicable to TPM chips. The LPC bus connects the TPM Chip to the CPU.

Each TPM chip contains an RSA key pair called the Endorsement Key (EK). The pair is maintained inside the chip and cannot be accessed by software. The Storage Root Key (SRK) is created when a user or administrator takes ownership of the system. This key pair is generated by the TPM based on the Endorsement Key and an owner-specified password.

A second key, called an Attestation Identity Key (AIK) protects the device against unauthorized firmware and software modification by hashing critical sections of firmware and software before they are executed. When the system attempts to connect to the network, the hashes are sent to a server that verifies that they match the expected values. If any of the hashed components have been modified since the last started, the match fails, and the system cannot gain entry to the network.

#### 3.13. UART

The UART implements an interface for serial communications and supports up to two serial RX/TX ports defined in the COM Express® specification on pin A98 (SERO\_TX) and pin A99 (SERO\_RX) for UARTO, and pin A101 (SER1\_TX) and pin A102 (SER1\_RX) for UART1. The UART controller is fully 16550A compatible.

**UART** features are:

- On-Chip bit rate (baud rate) generator
- No handshake lines
- Interrupt function to the host
- ► FIFO buffer for incoming and outgoing data

#### 3.14. Watchdog Timer (WTD)- Triple Stage

#### 3.14.1. Basics

A watchdog timer or (computer operating properly (COP) timer) is a computer hardware or software timer. If there is a fault condition in the main program, the watchdog triggers a system reset or other corrective actions. The intention is to bring the system back from the nonresponsive state to normal operation.

Possible fault conditions are a hang, or neglecting to service the watchdog regularly. Such as writing a "service pulse" to it, also referred to as "kicking the dog", "petting the dog", "feeding the watchdog" or "triggering the watchdog".

The COMe-bSL6 offers a watchdog that works with three stages that can be programmed independently and used stage by stage.

Table 27: Triple Stage Watchdog Timer- Time-out Events

0000b	No action	The stage is off and will be skipped.		
0001b	Reset	A reset restarts the module and starts a new POST and operating system.		
0010b	NMI	A non-maskable interrupt (NMI) is a computer processor interrupt that cannot be ignored by standard interrupt masking techniques in the system. It is used typically to signal attention for non-recoverable hardware errors.		
0011b	SMI	A system management interrupt (SMI) makes the processor entering the system management mode (SMM). As such, specific BIOS code handles the interrupt. The current BIOS handler for the watchdog SMI currently does nothing. For special requirements, contact Kontron Support.		
0100Ь	SCI	A system control interrupt (SCI) is a OS-visible interrupt to be handled by the OS using AML code.		
0101b	Delay -> No action*	Might be necessary when an operating system must be started and the time for the first trigger pulse must be extended. Only available in the first stage.		
1000Ь	WDT Only	This setting triggers the WDT Pin on the baseboard connector (COM Express® pin B27) only.		
1001b	Reset + WDT			
1010b	NMI + WDT			
1011b	SMI + WDT			
1100b	SCI + WDT			
1101b	DELAY + WDT -> No action*			

# 3.14.2. WDT Signal

Watchdog time-out event (pin B27) on COM Express® connector offers a signal that can be asserted when a watchdog timer has not been triggered with a set time. The WDT signal is configurable to any of the three stages. After reset, the signal is automatically deasserted. If deassertion is necessary during runtime, Contact Kontron Support for further help.

# 4/System Resources

# 4.1. Interrupt Request (IRQ) Lines

The following table specifies the Interrupt lines and the device connected to the Interrupt line. It also states which Interrupt lines are available for new devices.

#### List of Interrupt Requests

IRQ	General Usage	Project Usage
0	Timer	Timer
1	Keyboard	Keyboard (SuperIO)
2	Redirected secondary PIC	Redirected secondary PIC
3	COM2	COM2
4	COM1	COM1
5	LPT2/PCI devices	One of COM3+4
6	FDD	One of COM3+4 or not used
7	LPT1	LPT1 or one of COM3+4
8	RTC	RTC
9	SCI / PCI devices	Free for PCI devices
10	PCI devices	Free for PCI devices
11	PCI devices	Free for PCI devices
12	PS/2 mouse	Free for PCI devices
13	FPU	FPU
14	IDE0	Not used
15	IDE1	Not used

# 4.2. Memory Area

The following table specifies the memory address range and COMe-bSL6 memory usage.

#### **Designated memory Locations**

Address Range (hex)	Size	Project Usage
00000000-0009FBFF	639 KB	Real mode memory
0009FC00-0009FFFF	1 KB	Extended BDA
000A0000-000BFFFF	128 KB	Display memory (legacy)
000C0000-000CBFFF	48 KB	VGA BIOS (legacy)
000CC000-000DFFFF	80 KB	Option ROM or XMS (legacy)
000E0000-000EFFFF	64 KB	System BIOS extended space (legacy)
000F0000-000FFFFF	64 KB	System BIOS base segment (legacy)
00100000-7FFFFFF	128 MB	System memory (Low DRAM)
80000000-FFF00000	2 GB – 1 MB	PCI memory, other extensions (Low MMIO)
FEC00000-FEC00FFF	4 KB	IOxAPIC
FED00000-FED003FF	1 KB	HPET (Timer)
FED40000-FED40FFF	4KB	Always reserved for LPC TPM usage
FEE00000-FEEFFFFF	1MB	Local APIC region

Address Range (hex)	Size	Project Usage
FFFC0000-FFFFFFF	256 KB	Mapping space for BIOS ROM/Boot vector
100000000-17FFFFFF	2 GB	System memory (High DRAM)
180000000-F00000000	58 GB	High MMIO

# 4.3. I/O Address Map

The I/O port addresses of the COMe-bSL6 are functionally identical to a standard PC/AT. All addresses not mentioned in this table should be available. We recommend that you do not use I/O addresses below 0100h with additional hardware for compatibility reasons, even if the I/O address is available.

#### Designated I/O Port Addresss

I/O Address Range	General Usage	Project Usage
000-00F	DMA-Controller (Master) (8237)	DMA-Controller (Master) (8237)
020-021	Interrupt-Controller (Master) (8259)	Interrupt-Controller (Master) (8259)
024-025		
028-029		
02C-02D		
030-031		
034-035		
038-039		
03C-03D		
02E-02F	SuperIO (Winbond)	External SuperIO (Winbond)
040-043	Programmable Interrupt Timer (8253)	Programmable Interrupt Timer (8253)
050-053		
04E-04F	2 <sup>nd</sup> SuperIO, TPM etc.	TPM
060, 064	KBD Interface-Controller (8042)	KBD Interface-Controller (8042)
061, 063	NMI Controller	NMI Controller
065, 067		
062, 066	Embedded Microcontroller	Not used
070-071	RTC CMOS / NMI mask	RTC CMOS / NMI mask
072-073	RTC Extended CMOS	RTC Extended CMOS
080-083	Debug port	Debug port
0A0-0A1	Interrupt-Controller (Slave) (8259)	Interrupt-Controller (Slave) (8259)
0A4-0A5		
0A8-0A9		
0AC-0AD		
0B0-0B1		
0B4-0B5		
0B8-0B9		
OBC-OBD		
0B2-0B3	APM control	APM control
OCO-ODF	DMA-Controller (Slave) (8237)(N/A)	Not used
0F0-0FF	FPU (N/A)	Not used
170-177	HDD-Controller IDE1 Master	Not used
1F0-1F7	HDD-Controller IDEO Master	Not used

I/O Address Range	General Usage	Project Usage
200-207	Gameport	Not used
220-22F	Soundblaster®	Not used
279	ISA PnP	ISA PnP
278-27F	Parallel port LPT2	Not used
295-296	Hardware monitor (Winbond default)	Reserved (If SuperIO present)
2B0-2BF	EGA	Not used
2D0-2DF	EGA	Not used
2E8-2EF	Serial port COM 4	Serial port COM4 (optional)
2F8-2FF	Serial port COM 2	Serial port COM2 from CPLD
300-301	MIDI	Not used
300-31F	System specific peripherals	Not used
370-377	Floppy disk controller	Not used
376-377	HDD-Controller IDE1 Slave	Not used
378-37F	Parallel port LPT 1	LPT1 (If SuperIO present)
3BC-3BF	Parallel port LPT3	Not used
3C0-3CF	VGA/EGA	VGA/EGA
3D0-3DF	CGA	Not used
3E0-3E1	PCMCIA ExCA interface	Not used
3E8-3EF	Serial port COM3	Serial port COM3 (optional)
3F0-3F7	Floppy Disk Controller	Not used
3F6-3F7	HDD controller IDEO Slave	Not used
3F8-3FF	Serial Port COM1	Serial port COM1
4D0-4D1	Interrupt-Controller (Slave)	Interrupt-Controller (Slave)
A80-A81	Kontron CPLD	Kontron CPLD control port
CF8	PCI configuration address	PCI configuration address
CF9	Reset control	Reset control
CFC-CFF	PCI configuration data	PCI configuration data



Other PCI device I/O addresses are allocated dynamically and not listed here. For more information on how to determine I/O address usage, refer to the OS documentation.

### 4.4. Peripheral Component Interconnect (PCI) Devices

All devices follow the Peripheral Component Interconnect 2.3 (PCI 2.3) and PCI Express Base 1.0a specification. The BIOS and Operating Software (OS) control the memory and I/O resources. For more information, refer to the PCI 2.3 specification.

#### 4.5. I2C Bus

The following table provides details of the devices connected the I2CBus and the I2C address

#### **I2C Bus Port Addresses**

I2C Address	Used For	Available	Comment
58h		No	Internally reserved
A0h	JIDA-EEPROM	No	Module EEPROM
AEh	FRU-EEPROM	No	Recommended for Baseboard EEPROM

### 4.6. System Management (SM) Bus

The 8-bit SMBus address uses the LSB (Bit 0) for the direction of the device.

- Bit0 = 0 defines the write address
- ▶ Bit0 = 1 defines the read address

The 8-bit address listed below shows the write address for all devices. The7-bit SMBus address shows the device address without bit0.

#### Designated I/O Port Addresses


8-bit	7-bit	Device	Comment	SMBus
Address	Address			
5Ch	2Eh	HWM NCT7802Y	Do not use under any circumstances	SMB
A0h	50h	SPD DDR Channel 1 (SO-DIMM)		SMB
A4h	52h	SPD DDR Channel 2 (SO-DIMM)		SMB
30h	18h	SO-DIMM Thermal Sensor	If available on the used memory-module	SMB
34h	1Ah	SO-DIMM Thermal Sensor channel 2	If available on the used memory-module	SMB

### 5/ Interface Connectors X1A and X1B

The COMe-bSL6 is a COM Express® basic module containing two 220-pin connectors; each with two rows called row A & B on primary connector and row C & D on secondary connector.

The following figure is a view of the bottom of the module showing the position of interface connectors X1A and X1B.

Figure 4: X1A and X1B COMe Interface Connectors



### 5.1. X1A and X1B Signals

For a description of the terms used in the X1A and X1B pin assignment tables, see Table 28: General Signals Description table or Appendix A, List of Acronyms. If a more detailed pin assignment description is required, refer to the PICMG specification COMe Rev 2.1 Type 6 standard.



The information provided under type, module terminations and comments is complimentary to the COM.0 Rev 2.1 Type 6 standard. For more information, contact Kontron Support.

Table 28: General Signal Description

Туре	Description	Туре	Description
NC	Not Connected (on this product)	0-1,8	1.8 V Output
1/0-3,3	Bi-directional 3.3 V I/O-Signal	0-3,3	3.3 V Output
I/0-5T	Bi-dir. 3.3 V I/O (5 V Tolerance)	0-5	5 V Output
1/0-5	Bi-directional 5V I/O-Signal	DP-I/O	Differential Pair Input/Output
I-3,3	3.3 V Input	DP-I	Differential Pair Input

<u>www.kontron.com</u> // 51

I/OD	Bi-directional Input/Output Open Drain	DP-O	Differential Pair Output
I-5T	3.3 V Input (5 V Tolerance)	PU	Pull-Up Resistor
OA	Output Analog	PWR	Power Connection
OD	Output Open Drain	+ and -	Differential Pair Differentiator

# NOTICE

To protect external power lines of peripheral devices, make sure that: the wires have the right diameter to withstand the maximum available current.

The enclosure of the peripheral device fulfills the fire-protection requirements of IEC/EN60950.

### 5.2. X1A and X1B Pin Assignment

For more information regarding the pin assignment of connector X1A (Row A and Row B) and connector X1B (Row C and Row D), see the tables listed below:

- Table 29: Connector X1A Row A1 A110
- Table 30: Connector X1A Row B1 B110
- Table 31: Connector X1B Row C1 C 110
- Table 32: Connector X1B Row D1 D110

# 5.2.1. Connector X1A Row A

The following table lists the pins for connector X1A row A.

Table 29: Connector X1A Row A Pinout List

Pin	COME Signal	Description	Type	Termination	Comment
A1	GND	Power Ground	PWR GND		
A2	GBE0_MDI3-	Ethernet Media Dependent Interface 3	DP-I/O		
А3	GBE0_MDI3+				
A4	GBE0_LINK100#	Ethernet speed LED indicator	OD		
A5	GBE0_LINK1000#				
A6	GBE0_MDI2-	Ethernet Media Dependent Interface 2	DP-I/O		
A7	GBE0_MDI2+				
A8	GBE0_LINK#	LAN link LED indicator	OD		
A9	GBE0_MDI1-	Ethernet Media Dependent Interface 1	DP-I/O		
A10	GBE0_MDI1+				
A11	GND	Power Ground	PWR GND		
A12	GBE0_MDI0-	Ethernet Media Dependent Interface 0	DP-I/O		
A13	GBE0_MDI0+				
A14	GBEO_CTREF	Reference voltage for Carrier Board Ethernet magnetics center tab. The reference voltage is determined by the requirements of the module PHY and may be as low as 0 V and as high as 3.3 V.	0		1 uF capacitor to GND
A15	SUS_S3#	Indicates system is in Suspend to RAM (or deeper) state. An inverted copy of SUS_S3# on Carrier Board may be used to enable non-standby power on a typical ATX supply.	0-3.3	PD 10 kΩ	
A16	SATA0_TX+	SATA transmit data pair 0	DP-0		
A17	SATA0_TX-				
A18	SUS_S4#	Indicates system is in Suspend to Disk (or deeper) state.	0-3.3	PD 10 kΩ	
A19	SATA0_RX+	SATA receive data pair 0	DP-I		
A20	SATAO_RX-				
A21	GND	Power Ground	PWR GND		
A22	SATA2_TX+	SATA transmit data pair 2	DP-0		
A23	SATA2_TX-				
A24	SUS_S5#	Indicates system is in Soft Off state	0-3.3		
A25	SATA2_RX+	SATA receive data pair 2	DP-I		
A26	SATA2_RX-				
A27	BATLOW#	Provides a battery-low signal to the Module to indicate external battery is low	I-3.3	PU 10 kΩ, 3.3V (S5)	Assertion prevents wake from S3-S5 state
A28	ATA_ACT#	Serial ATA activity LED indicator	OD-3.3	PU 10 kΩ, 3.3V (50)	Can sink 15 mA
A29	HDA_SYNC	HD Audio Sync	0-3.3	PD 20 kΩ in PCH	
A30	HDA_RST#	HD Audio Reset			
A31	GND	Power Ground	PWR GND		
A32	HDA_CLK	HD Audio Bit Clock Output	0-3.3	PD 20 kΩ in PCH	
A33	HDA_SDOUT	HD Audio Serial Data Out			
A34	BIOS_DISO#	BIOS selection straps to determine the BIOS boot device	I-3.3	PU 10 kΩ, 3.3 V (S5)	The Carrier should only float these or pull them low. Refer to SPI boot
A35	THRMTRIP#	Thermal Trip Indicates CPU has entered thermal shutdown	0-3.3	PU 10 kΩ, 3.3 V (50)	Thermal trip event transition to S5 indicator
A36	USB6-	USB 2.0 data differential pair port 6	DP-I/O	PD 14.25 kΩ to	
A37	USB6+			24.8 kΩ in PCH	

Pin	COME Signal	Description	Type	Termination	Comment
A38	USB_6_7_0C#	USB overcurrent indicator port 6/7	I-3.3	PU 10 kΩ, 3.3 V (S5)	
A39	USB4-	USB 2.0 data differential pair port 4	DP-I/O	PD 14.25 kΩ to	
A40	USB4+			24.8 kΩ in PCH	
A41	GND	Power Ground	PWR GND		
A42	USB2-	USB 2.0 data differential pair port 2	DP-I/O	PD 14.25 kΩ to	
A43	USB2+			24.8 kΩ in PCH	
A44	USB_2_3_0C#	USB overcurrent indicator port 2/3	1-3.3	PU 10 kΩ 3.3 V (S5)	An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board
A45	USB0-	USB 2.0 data differential pairs port 0	DP-I/O	PD 14.25 kΩ to	
A46	USB0+			24.8 kΩ in PCH	
A47	VCC_RTC	Real Time Clock (RTC) circuit power input	PWR 3V		Voltage range 2.8 V to 3.47 V
A48	EXCD0_PERST#	ExpressCard reset port 0	0-3.3	PD 10 kΩ	
A49	EXCD0_CPPE#	ExpressCard capable card request port 0	I-3.3	PU 10 kΩ 3.3 V (S0)	
A50	LPC_SERIRQ	Serial interrupt request	I/OD-3.3	PU 8.2 kΩ, 3.3 V (S0)	
A51	GND	Power Ground	PWR GND		
A52	PCIE_TX5+	PCI Express transmit lane 5	DP-0		
A53	PCIE_TX5-				
A54	GPI0	General purpose input 0	I-3.3	PU 100 kΩ, 3.3 V (S0)	
A55 A56	PCIE_TX4+ PCIE_TX4-	PCI Express transmit lane 4	DP-0		
A57	GND	Power Ground	PWR GND		
A58	PCIE_TX3+	PCI Express transmit lane 3	DP-0		
A59	PCIE_TX3-				
A60	GND	Power Ground	PWR GND		
A61	PCIE_TX2+	PCI Express transmit lane 2	DP-0		
A62	PCIE_TX2-				
A63	GPI1	General purpose input 1	I-3.3	PU 100 kΩ, 3.3 V (50)	
A64	PCIE_TX1+	PCI Express transmit lane 1	DP-0		
A65	PCIE_TX1-	<u> </u>			
A66	GND	Power Ground	PWR GND		
A67	GPI2	General purpose input 2	I-3.3	PU 100 kΩ, 3.3 V (S0)	
A68	PCIE_TX0+	PCI Express transmit lane 0	DP-0		
A69	PCIE_TX0-	<b>-</b>			
A70	GND	Power Ground	PWR GND		
A71	LVDS_A0+	LVDS channel A DATO or EDP Lane 2 transmit	DP-0		
A72	LVDS_A0-	_			
A73	LVDS_A1+	LVDS channel A DAT1 or EDP Lane 1 transmit	DP-0		
A74	LVDS_A1-				
A75	LVDS_A2+	LVDS channel A DAT2 or EDP Lane 0 transmit	DP-0		
A76	LVDS_A2-				
A77	LVDS_VDD_EN	LVDS or EDP panel power control	0-3.3	PD 100 kΩ	
A78	LVDS_A3+	LVDS channel A DAT3	DP-0		
A79	LVDS_A3-	_			

Pin	COME Signal	Description	Type	Termination	Comment
A80	GND	Power Ground	PWR GND		
A81	LVDS_A_CK+	LVDS channel A clock or EDP lane 3 transmit	DP-0		Clock 20 MHz to 80 MHz
A82	LVDS_A_CK-				
A83	LVDS_I2C_CK	I2C Clock for LVDS display use or eDP AUX +	1/0-3.3	PU 2.2 kΩ, 3.3 V (50)	
A84	LVDS_I2C_DAT	I2C Data line for LVDS display use or eDP AUX -	1/0-3.3	PU 2.2 kΩ, 3.3 V (S0)	
A85	GPI3	General Purpose Input 3	I-3.3	PU 100 kΩ 3.3 V (50)	
A86	RSVD	Reserved for future use	NC		
A87	eDP_HPD	Detection of Hot Plug / Unplug	I-3.3	PD 400 kΩ LVDS / 100 kΩ EDP	
A88	PCIEO_CK_REF+	Reference PCI Express clock for all PCI Express and	DP-0		100 MHz
A89	PCIEO_CK_REF-	PCI Express graphics lanes			
A90	GND	Power Ground	PWR GND		
A91	SPI_POWER	3.3 V power output for external SPI Flash	0-3.3		100 mA maximum Only use to power SPI devices on Carrier Board
A92	SPI_MISO	SPI Master IN Slave Out (Data in to module from carrier SPI)	I-3.3	PU 15 kΩ to 40 kΩ in PCH	All SPI signals tri-stated until reset deasserted
A93	GP00	General Purpose Output 0	0-3.3	PD 100kΩ	
A94	SPI_CLK	SPI clock (Clock from Module to Carrier SPI)	0-3.3	PU 15 kΩ to 40 kΩ in PCH	All SPI signals tri-stated with 20 KΩ CPU internal
A95	SPI_MOSI	SPI Master Out Slave In (Data out from Module to Carrier SPI)	0-3.3	(S5)	weak pull-up until reset deasserted
A96	TPM_PP	TPM Physical Presence	I-3.3	PD 10kΩ	TMP does not use this functionality
A97	TYPE10#	Indicates to Carrier Board that type 10 Module is installed	NC		
A98	SERO_TX	Serial port 0 TXD	0-3.3		20 V protection circuit implemented on-module, PD on carrier boards needed for proper operation
A99	SER0_RX	Serial port 0 RXD	I-5T	PU 47 kΩ, 3.3 V (S0)	20 V protection circuit implemented on-module
A100	GND	Power Ground	PWR GND		
A101	SER1_TX	Serial port 1 TXD	0-3.3		20 V protection circuit implemented on-module, PD on carrier boards needed for proper operation
A102	SER1_RX	Serial port 1 RXD	I-5T	PU 47 kΩ, 3.3 V (50)	20 V protection circuit implemented on-module
A103	LID#	LID switch input	I-3.3	PU 47 KΩ, 3.3 V (S5)	
A104	VCC_12V	Main input voltage (4.75 V-20V)	PWR		
A105	VCC_12V		4.75 V - 20 V		
A106	VCC_12V		20 0		
A107	VCC_12V				
A108	VCC_12V				
A109	VCC_12V				
A110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

# 5.2.2. Connector X1A Row B

The following table lists the pins for connector X1A row B.

Table 30: Connector X1A Row B Pinout List

Pin	COME Signal	Description	Туре	Termination	Comment
B1	GND	Power Ground	PWR GND		
B2	GBE0_ACT#	Ethernet Controller activity LED indicator	OD		
В3	LPC_FRAME#	Indicates the start of an LPC cycle	0-3.3		
B4	LPC_AD0	LPC multiplexed command, address and data #	1/0-3.3	PU 15 kΩ to 40 kΩ	
B5	LPC_AD1			in PCH (S5)	
В6	LPC_AD2				
В7	LPC_AD3				
B8	LPC_DRQ0#	LPC serial DMA/Master request #	NC		
В9	LPC_DRQ1#				
B10	LPC_CLK	LPC 24 MHz clock output	0-3.3	PD 20 kΩ in PCH	24 MHz
B11	GND	Power Ground	PWR GND		
B12	PWRBTN#	Power Button - a falling edge creates a power button event	I-3.3	PU 10 kΩ, 3.3 V	Power button events can be used to bring a system out of S5 soft-off and other suspend states, as well as powering the system down.
B13	SMB_CLK	SMBus clock line	0-3.3	PU 2.56 kΩ, 3.3 V (S5)	
B14	SMB_DAT	SMBus bidirectional data line	1/0-3.3	PU 2.56 kΩ, 3.3 V (S5)	
B15	SMB_ALERT#	SMBus alert can be used to generate a SMI# or to wake the system	1/0-3.3	PU 2.2 kΩ, 3.3 V (S5)	
B16	SATA1_TX+	SATA 1 transmit data pair	DP-0		
B17	SATA1_TX-				
B18	SUS_STAT#	Indicates imminent suspend operation; used to notify LPC devices.	0-3.3		
B19	SATA1_RX+	SATA 1 receive data pair	DP-I		
B20	SATA1_RX-				
B21	GND	Power Ground	PWR GND		
B22	SATA3_TX+	SATA 3 transmit data pair	DP-0		
B23	SATA3_TX-				
B24	PWR_OK	Power OK from main power supply.	I-5T	PU 61 kΩ, 3.3 V	20 V protection circuit implemented on module
B25	SATA3_RX+	SATA 3 receive data pair	DP-I		
B26	SATA3_RX-				
B27	WDT	Indicates a watchdog time-out event has occurred	0-3.3	PD 10 kΩ	
B28	HDA_SDIN2	Audio Codec serial data input 2	NC		Not supported
B29	HDA_SDIN1	Audio Codec serial data input 1	I-3.3	PD 20 kΩ in PCH	
B30	HDA_SDIN0	Audio Codec serial data input 0			
B31	GND	Power Ground	PWR GND		
B32	SPKR	Speaker output provides the PC beep signal and is mainly intended for debugging purposes	0-3.3	PD 20 kΩ in PCH	PD is enabled until reset is deasserted
B33	I2C_CK	I2C port clock output	0-3.3	PU 2.21 kΩ, 3.3 V (55)	
B34	I2C_DAT	I2C port data I/O line	1/0-3.3	PU 2.21 kΩ, 3.3 V (S5)	
B35	THRM#	Input from off-Module temp sensor indicating an over-temp situation	I-3.3	PU 10 kΩ to 3.3 V (S0)	No function implemented

Pin	COME Signal	Description	Type	Termination	Comment
B36	USB7-	USB 2.0 differential data pairs port 7	DP-I/O	PD 14.25 kΩ to	
B37	USB7+			24.8 kΩ in PCH	
B38	USB_4_5_0C#	USB overcurrent indicator port 4/5	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B39	USB5-	USB 2.0 differential data pairs port 5	DP-I/O	PD 14.25 kΩ to	
B40	USB5+			24.8 kΩ in PCH	
B41	GND	Power Ground	PWR GND		
B42	USB3-	USB 2.0 differential data pairs port 3	DP-I/O	PD 14.25 kΩ to	
B43	USB3+			24.8 kΩ in PCH	
B44	USB_0_1_0C#	USB overcurrent indicator port 0/1	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B45	USB1-	USB 2.0 differential data pairs port 1	DP-I/O	PD 14.25 kΩ to	
B46	USB1+			24.8 kΩ in PCH	
B47	EXCD1_PERST#	Express Card expansion, reset port 1	0-3.3	PD 10 kΩ	
B48	EXCD1_CPPE#	Express Card expansion, capable card request port 1	I-3.3	PU 10 kΩ, 3.3 V (50)	
B49	SYS_RESET#	Reset button input	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B50	CB_RESET#	Reset output from Module to Carrier Board	0-3.3	PU 10 kΩ, 3.3 V (S5)	
B51	GND	Power Ground	PWR GND		
B52	PCIE_RX5+	PCI Express receive lane 5	DP-I		
B53	PCIE_RX5-				
B54	GP01	General Purpose Output 1	0-3.3	PD 100 kΩ	
B55	PCIE_RX4+	PCI Express receive lane 4	DP-I		
B56	PCIE_RX4-				
B57	GPO2	General Purpose Output 2	0-3.3	PD 100 kΩ	
B58	PCIE_RX3+	PCI Express receive lane 3	DP-I		
B59	PCIE_RX3-				
B60	GND	Power Ground	PWR		
B61	PCIE_RX2+	PCI Express receive lane 2	DP-I		
B62	PCIE_RX2-				
B63	GP03	General Purpose Output 3	0-3.3	PD 100 kΩ	
B64	PCIE_RX1+	PCI Express receive lane 1	DP-I		
B65	PCIE_RX1-				
B66	WAKE0#	PCI Express Wake Event wake up signal	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B67	WAKE1#	General purpose Wake Event wake up signal, to implement wake-up on PS2 keyboard or mouse	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B68	PCIE_RX0+	PCI Express receive lane 0	DP-I		
B69	PCIE_RX0-				
B70	GND	Power Ground	PWR GND		
B71	LVDS_B0+	LVDS channel B data pair 0	DP-O		
B72	LVDS_B0-				
B73	LVDS_B1+	LVDS channel B data pair 1	DP-0		
B74	LVDS_B1-				
B75	LVDS_B2+	LVDS channel B data pair 2	DP-0		
B76	LVDS_B2-				
B77	LVDS_B3+	LVDS channel B data pair 3	DP-0		
B78	LVDS_B3-				
B79	LVDS/BKLT_EN	LVDS or EDP panel backlight enable (ON)	0-3.3	PD 100 kΩ	
B80	GND	Power Ground	PWR GND		
B81	LVDS_B_CK+	LVDS Channel B Clock	DP-0		20 MHz -80 MHz

Pin	COME Signal	Description	Type	Termination	Comment
B82	LVDS_B_CK-				
B83	LVDS_BKLT_CTRL	LVDS or EDP panel backlight brightness control	0-3.3		
B84	VCC_5V_SBY	5V Standby	PWR 5 V		Optional, not necessary in
B85	VCC_5V_SBY		(55)		single supply mode
B86	VCC_5V_SBY				
B87	VCC_5V_SBY				
B88	BIOS_DIS1#	BIOS selection strap to determine BIOS boot device	I-3.3	PU 10 kΩ, 3.3 V (50)	PU might be powered during suspend
B89	VGA_RED	CRT Red / Analog Video RGB- RED	OA	PD 150 Ω	Only on VGA option
B90	GND	Power Ground	PWR GND		
B91	VGA_GREEN	VGA Green / Analog Video RGB-Green	OA	PD 150 Ω	Only on VGA option
B92	VGA_BLUE	VGA Blue / Analog Video RGB-Blue	OA	PD 150 Ω	
B93	VGA_HSYNC	Analog horizontal sync output to VGA monitor	0-3.3		
B94	VGA_VSYNC	Analog vertical sync output to VGA monitor	0-3.3		
B95	VGA_DDC_CLK	Display Data Channel (DDC) clock line	1/0-5	PU 2.4 kΩ, 3.3 V (S0)	
B96	VGA_DCC_DATA	Display Data Channel (DDC) data line	1/0-5	PU 2.4 kΩ, 3.3 V (S0)	
B97	SPI_CS#	Chip select for carrier board SPI	0-3.3		
B98	RSVD	Reserved for future use	NC		
B99	RSVD				
B100	GND	Power Ground	PWR GND		
B101	FAN_PWMOUT	Fan speed control by PWM Output	0-3.3		20 V protection circuit implemented on module, PD on carrier board needed for proper operation
B102	FAN_TACHIN	Fan tachometer input for fan with a two-pulse output	I-3.3	PU 47 kΩ, 3.3 V (S0)	20 V protection circuit implemented on module
B103	SLEEP#	Sleep button signal used by ACPI operating system to bring system to sleep state or wake it up again	I-3.3	PU 47 kΩ, 3.3 V (S5)	
B104	VCC_12V	Main input voltage (4.75 V-20 V)	PWR		
B105	VCC_12V		4.75 V-		
B106	VCC_12V		20 V		
B107	VCC_12V				
B108	VCC_12V				
B109	VCC_12V				
B110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

<u>www.kontron.com</u> // 58

# 5.2.3. Connector X1B Row C

The following table lists the pins for connector X1B row C.

Table 31: Connector X1B Row C Pinout List

Pin	COME Signal	Description	Type	Termination	Comment
C1	GND	Power Ground	PWR GND		
C2	GND	1			
С3	USB_SSRX0-	Additional receive signal for SuperSpeed USB	DP-I		
C4	USB_SSRX0+	data pair 0			
C5	GND	Power Ground	PWR GND		
C6	USB_SSRX1-	Additional receive signal for SuperSpeed USB	DP-I		
C7	USB_SSRX1+	data pair 1			
C8	GND	Power Ground	PWR GND		
C9	USB_SSRX2-	Additional receive signal for SuperSpeed USB	DP-I		
C10	USB_SSRX2+	data pair 2			
C11	GND	Power Ground	PWR GND		
C12	USB_SSRX3-	Additional receive signal for SuperSpeed USB	DP-I		
C13	USB_SSRX3+	data pair 3			
C14	GND	Power Ground	PWR GND		
C15	DDI1_PAIR6+	NC	NC		
C16	DDI1_PAIR6-	1			
C17	RSVD	Reserved for future use	NC		
C18	RSVD	7			
C19	PCIE_RX6+	PCI Express receive lane pair 6	DP-I		
C20	PCIE_RX6-				
C21	GND	Power Ground	PWR GND		
C22	PCIE_RX7+	PCI Express receive lane pair 7	DP-I		
C23	PCIE_RX7-				
C24	DDI1_HPD	DDI Hotplug Detect	I-3.3	PD 100 kΩ	
C25	DDI1_PAIR4+	NC	NC		
C26	DDI1_PAIR4-				
C27	RSVD	Reserved for future use	NC		
C28	RSVD				
C29	DDI1_PAIR5+	NC	NC		
C30	DDI1_PAIR5-				
C31	GND	Power Ground	PWR GND		
C32	DDI2_CTRLCLK_AUX+	DDI2 Clock	1/0-3.3	PD 100 kΩ	
C33	DDI2_CTRLDATA_AUX-	DDI2 Date	1/0-3.3	PD 100 kΩ, 3.3 V (50)	
C34	DDI2_DDC_AUX_SEL	DDI2 Select	I-3.3	PD 1 MΩ	
C35	RSVD	Reserved for future use	NC		
C36	DDI3_CTRLCLK_AUX+	DDI3 Clock	1/0-3.3	PD 100 kΩ	
C37	DDI3_CTRLDATA_AUX-	DDI3 Date	1/0-3.3	PU 100 kΩ, 3.3 V (50)	
C38	DDI3_DDC_AUX_SEL	DDI3 Select	I-3.3	PD 1 MΩ	
C39	DDI3_PAIR0+	DDI3 data pair 0	DP-0		
C40	DDI3_PAIR0-				
C41	GND	Power Ground	PWR GND		

Pin	COME Signal	Description	Type	Termination	Comment
C42	DDI3_PAIR1+	DDI3 data pair 1	DP-0		
C43	DDI3_PAIR1-				
C44	DDI3_HPD	DDI Hotplug Detect	I-3.3	PD 100 kΩ	
C45	RSVD	Reserved for future use	NC		
C46	DDI3_PAIR2+	DDI3 data pair 2	DP-0		
C47	DDI3_PAIR2-				
C48	RSVD	Reserved for future use	NC		
C49	DDI3_PAIR3+	DDI3 data pair 3	DP-0		
C50	DDI3_PAIR3-				
C51	GND	Power Ground	PWR GND		
C52	PEG_RX0+	PCI Express Graphics (PEG) receive lane 0	DP-I		
C53	PEG_RX0-				
C54	TYPE0#	Indicates the pinout type, not connected for type 6	NC		NC for type 6 module
C55	PEG_RX1+	PCI Express Graphics (PEG) receive lane 1	DP-I		
C56	PEG_RX1-				
C57	TYPE1#	Indicates the pinout type, not connected type 6	NC		NC for type 6 module
C58	PEG_RX2+	PCI Express Graphics (PEG) receive lane 2	DP-I		
C59	PEG_RX2-				
C60	GND	Power Ground	PWR GND		
C61	PEG_RX3+	PCI Express Graphics (PEG) receive lane 3	DP-I		
C62	PEG_RX3-				
C63	RSVD	Reserved for future use	NC		
C64	RSVD				
C65	PEG_RX4+	PCI Express Graphics (PEG) receive lane 4	DP-I		
C66	PEG_RX4-				
C67	RSDN	Rapid Shutdown Trigger Input	I-5		Used for rapid shutdown option
C68	PEG_RX5+	PCI Express Graphics (PEG) receive lane 5	DP-I		
C69	PEG_RX5-				
C70	GND	Power Ground	PWR GND		
C71	PEG_RX6+	PCI Express Graphics (PEG) receive lane 6	DP-I		
C72	PEG_RX6-				
C73	GND	Power Ground	PWR GND		
C74	PEG_RX7+	PCI Express Graphics (PEG) receive lane 7	DP-I		
C75	PEG_RX7-				
C76	GND	Power Ground	PWR GND		
C77	RSVD	Reserved for future use	NC		
C78	PEG_RX8+	PCI Express Graphics (PEG) receive lane 8	DP-I		
C79	PEG_RX8-				
C80	GND	Power Ground	PWR GND	1	
C81	PEG_RX9+	PCI Express Graphics(PEG) receive lane 9	DP-I		
C82	PEG_RX9-				
C83	RSVD	Reserved for future use	NC		
C84	GND	Power Ground	PWR GND	1	
C85	PEG_RX10+	PCI Express Graphics (PEG) receive lane 10	DP-I		
C86	PEG_RX10-				
C87	GND	Power Ground	PWR GND		
C88	PEG_RX11+	PCI Express Graphics (PEG) receive lane 11	DP-I		
C89	PEG_RX11-				
C90	GND	Power Ground	PWR GND	1	

Pin	COME Signal	Description	Type	Termination	Comment
C91	PEG_RX12+	PCI Express Graphics (PEG) receive lane 12	DP-I		
C92	PEG_RX12-				
C93	GND	Power Ground	PWR GND		
C94	PEG_RX13+	PCI Express Graphics (PEG) receive lane 13	DP-I		
C95	PEG_RX13-				
C96	GND	Power Ground	PWR GND		
C97	RSVD	Reserved for future use	NC		
C98	PEG_RX14+	PCI Express Graphics (PEG) receive lane 14	DP-I		
C99	PEG_RX14-				
C100	GND	Power Ground	PWR GND		
C101	PEG_RX15+	PCI Express Graphics(PEG) receive lane 15	DP-I		
C102	PEG_RX15-				
C103	GND	Power Ground	PWR GND		
C104	VCC_12V	Main input voltage (4.75 V-20 V)	PWR		
C105	VCC_12V		4.75 V- 20 V		
C106	VCC_12V	]			
C107	VCC_12V				
C108	VCC_12V	]			
C109	VCC_12V	]			
C110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

# 5.2.4. Connector X1B Row D

The following table lists the pins for connector X1B row D.

Table 32: Connector X1B Row D Pinout List

Pin	COME Signal	Description	Type	Termination	Comment
D1	GND	Power Ground	PWR GND		
D2	GND	1			
D3	USB_SSTX0-	Additional transmit signal for SuperSpeed	DP-0		
D4	USB_SSTX0+	USB data path 0			
D5	GND	Power Ground	PWR GND		
D6	USB_SSTX1-	Additional transmit signal for SuperSpeed	DP-0		
D7	USB_SSTX1+	USB data path 1			
D8	GND	Power Ground	PWR GND		
D9	USB_SSTX2-	Additional transmit signal for SuperSpeed	DP-0		
D10	USB_SSTX2+	USB data path 2			
D11	GND	Power Ground	PWR GND		
D12	USB_SSTX3-	Additional transmit signal for SuperSpeed	DP-0		
D13	USB_SSTX3+	USB data path 3			
D14	GND	Power Ground	PWR GND		
D15	DDI1_CTRLCLK_AUX+	DDI1 Clock	1/0-3.3	PD 100 kΩ	
D16	DDI1_CTRLDATA_AUX-	DDI1 Date	1/0-3.3	PU 100 kΩ, 3.3 V (50)	
D17	RSVD	Reserved for future use	NC		
D18	RSVD	1			
D19	PCIE_TX6+	PCI Express transmit lane pair 6	DP-0		
D20	PCIE_TX6-	1			
D21	GND	Power Ground	PWR GND		
D22	PCIE_TX7+	PCI Express transmit lane pair 7	DP-0		
D23	PCIE_TX7-				
D24	RSVD	Reserved for future use	NC		
D25	RSVD				
D26	DDI1_PAIR0+	DDI1 pair 0	DP-0		
D27	DDI1_PAIR0-				
D28	RSVD	Reserved for future use	NC		
D29	DDI1_PAIR1+	DDI1 pair 1	DP-0		
D30	DDI1_PAIR1-				
D31	GND	Power Ground	PWR GND		
D32	DDI1_PAIR2+	DDI1 pair 2	DP-0		
D33	DDI1_PAIR2-				
D34	DDI1_DDC_AUX_SEL	DDI1 select	I-3.3	PD 1 MΩ	
D35	RSVD	Reserved for future use	NC		
D36	DDI1_PAIR3+	DDI1 pair 3	DP-0		
D37	DDI1_PAIR3-				
D38	RSVD	Reserved for future use	NC		
D39	DDI2_PAIR0+	DDI2 pair 0	DP-0		
D40	DDI2_PAIR0-				
D41	GND	Power Ground	PWR GND		
D42	DDI2_PAIR1+	DDI2 pair 1	DP-0		
D43	DDI2_PAIR1-				
D44	DDI2_HPD	DDI2 Hotplug Detect	I-3.3	PD 100 kΩ	
D45	RSVD	Reserved for future use	NC		

Pin	COME Signal	Description	Type	Termination	Comment
D46	DDI2_PAIR2+	DDI2 pair 2	DP-0		
D47	DDI2_PAIR2-				
D48	RSVD	Reserved for future use	NC		
D49	DDI2_PAIR3+	DDI2 pair 3	DP-0		
D50	DDI2_PAIR3-				
D51	GND	Power Ground	PWR GND		
D52	PEG_TX0+	PCI Express Graphics (PEG) transmit lane 0	DP-0		
D53	PEG_TX0-				
D54	PEG_LANE_RV#	PCI Express Graphics (PEG) Lane Reversal	NC		
D55	PEG_TX1+	PCI Express Graphics (PEG) transmit lane 1	DP-0		
D56	PEG_TX1-				
D57	TYPE2#	Ground for Type 6 modules	PWR		GND for Type 6 module
D58	PEG_TX2+	PCI Express Graphics (PEG) transmit lane 2	DP-0		
D59	PEG_TX2-				
D60	GND	Power Ground	PWR GND		
D61	PEG_TX3+	PCI Express Graphics (PEG) transmit lane 3	DP-0		
D62	PEG_TX3-				
D63	RSVD	Reserved for future use	NC		
D64	RSVD				
D65	PEG_TX4+	PCI Express Graphics (PEG) transmit lane 4	DP-0		
D66	PEG_TX4-				
D67	GND	Power Ground	PWR GND		
D68	PEG_TX5+	PCI Express Graphics (PEG) transmit lane 5	DP-0		
D69	PEG_TX5-				
D70	GND	Power Ground	PWR GND		
D71	PEG_TX6+	PCI Express Graphics (PEG) transmit lane 6	DP-0		
D72	PEG_TX6-				
D73	GND	Power Ground	PWR GND		
D74	PEG_TX7+	PCI Express Graphics (PEG) transmit lane 7	DP-0		
D75	PEG_TX7-				
D76	GND	Power Ground	PWR GND		
D77	RSVD	Reserved for future use	NC		
D78	PEG_TX8+	PCI Express Graphics (PEG) transmit lane 8	DP-0		
D79	PEG_TX8-				
D80	GND	Power Ground	PWR GND		
D81	PEG_TX9+	PCI Express Graphics (PEG) transmit lane 9	DP-0		
D82	PEG_TX9-				
D83	RSVD	Reserved for future use	NC		
D84	GND	Power Ground	PWR GND		
D85	PEG_TX10+	PCI Express Graphics (PEG) transmit lane 10	DP-0		
D86	PEG_TX10-				
D87	GND	Power Ground	PWR GND		
D88	PEG_TX11+	PCI Express Graphics (PEG) transmit lane 11	DP-0		
D89	PEG_TX11-				
D90	GND	Power Ground	PWR GND		
D91	PEG_TX12+	PCI Express Graphics (PEG) transmit lane 12	DP-0		
D92	PEG_TX12-				
D93	GND	Power Ground	PWR GND		
D94	PEG_TX13+	PCI Express Graphics (PEG) transmit lane 13	DP-0		
D95	PEG_TX13-				
D96	GND	Power Ground	PWR GND		
	I .	<u> </u>	1	1	1

Pin	COME Signal	Description	Type	Termination	Comment
D97	RSVD	Reserved for future use	NC		
D98	PEG_TX14+	PCI Express Graphics (PEG) transmit lane 14	DP-0		
D99	PEG_TX14-				
D100	GND	Power Ground	PWR GND		
D101	PEG_TX15+	PCI Express Graphics (PEG) transmit lane 15	DP-0		
D102	PEG_TX15-				
D103	GND	Power Ground	PWR GND		
D104	VCC_12V	Main input voltage (4.75 V -20 V)	PWR		
D105	VCC_12V		4.75 V-20V		
D106	VCC_12V				
D107	VCC_12V				
D108	VCC_12V				
D109	VCC_12V				
D110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

#### 6/uEFIBIOS

#### 6.1. Starting the uEFI BIOS

The COMe-bSL6 is provided with a Kontron-customized, pre-installed and configured version of Aptio ® V uEFI BIOS based on the Unified Extensible Firmware Interface (uEFI) specification and the Intel® Platform Innovation Framework for EFI. This uEFI BIOS provides a variety of new and enhanced functions specifically tailored to the hardware features of the COMe-bSL6.



The BIOS version covered in this document might not be the latest version. The latest version might have certain differences to the BIOS options and features described in this chapter.



Register for the EMD Customer Section to get access to BIOS downloads and PCN service.

The uEFI BIOS comes with a Setup program that provides quick and easy access to the individual function settings for control or modification of the uEFI BIOS configuration. The Setup program allows for access to various menus that provide functions or access to sub-menus with further specific functions of their own.

To start the uEFI BIOS Setup program, follow the steps below:

- 1. Power on the board.
- Wait until the first characters appear on the screen (POST messages or splash screen).
- Press the <DEL> key.
- If the uEFI BIOS is password-protected, a request for password will appear. Enter either the User Password or the Supervisor Password (see Chapter 6.2.4 Security Setup Menu), press <RETURN>, and proceed with step 5.
- A Setup menu appears.

The COMe-bSL6 uEFI BIOS Setup program uses a hot key navigation system. The hot key legend bar is located at the bottom of the Setup screens. The following table provides a list of navigation hot keys available in the legend bar.

Table 33: Navigation Hot Keys Available in the Legend Bar

Sub-screen	Description			
<f1></f1>	<f1> key invokes the General Help window</f1>			
<->	<minus> key selects the next lower value within a field</minus>			
<+>	<plus> key selects the next higher value within a field</plus>			
<f2></f2>	<f2> key loads previous values</f2>			
<f3></f3>	<f3> key loads optimized defaults</f3>			
<f4></f4>	<f4> key Saves and Exits</f4>			
<→> or <←>	<left right=""> arrows selects major Setup menus on menu bar, for example, Main or Advanced</left>			
< ^> or < ↓ >	<up down=""> arrows select fields in the current menu, for example, Setup function or sub-screen</up>			
<esc></esc>	<esc> key exits a major Setup menu and enters the Exit Setup menu</esc>			
	Pressing the <esc> key in a sub-menu displays the next higher menu level</esc>			
<return></return>	<return> key executes a command or selects a submenu</return>			

### 6.2. Setup Menus

The Setup utility features menus listed in the selection bar at the top of the screen:

- Main
- Advanced
- Chipset
- Security
- Boot
- Save & Exit

The left and right arrow keys select the Setup menus. The currently active menu and the currently active uEFI BIOS Setup item are highlighted in white.

Each Setup menu provides two main frames. The left frame displays all available functions. Configurable functions are displayed in blue. Functions displayed in grey provide information about the status or the operational configuration. The right frame displays an Item Specific Help window providing an explanation of the respective function.

# 6.2.1. Main Setup Menu

On entering the uEFI BIOS the Setup program displays the Main Setup menu. This screen lists the Main Setup menu sub-screens and provides basic system information as well as functions for setting the system language, time and date. The following table shows Main sub-screens and functions, and describes the content. Default settings are in **bold**.

Table 34: Main Setup Menu Sub-screens and Functions

Sub-Screen	Description
Board Information>	Read only field  Displays Board Information:  Board ID, Fab ID, and LAN PHY revision
Processor Information>	Read only field  Displays Processor Information:  Name, Type, Speed, ID, Stepping, Number of Processors, Microcode Revision, and GT Info  Displays BIOS Version and Memory RC Version Information:
	IGFX VBIOS Version, IGFX GOP Version, Memory RC Version Total Memory and Memory Frequency.
PCH Information>	Read only field  Displays PCH information:  Name, PCH SKU, Stepping, and Hsio Revision
	Displays SPI Clock Information:  Read ID/Status Clock Frequency, Write and Erase Clock Frequency, and Fast Read Clock Frequency, Read Clock Frequency
	Displays Firmware Information:  ME FWVersion and ME Firmware SKU
System Language>	Selects system default language [English]
Platform Information>	Read only field  Displays Module Information  Product Name, Revision, Serial # ,MAC Address, Boot Counter, and CPLD Rev
	Additional information for MAC Address  The MAC address entry is the value used by the Ethernet controller and may contain the entry' Inactive' - Ethernet chip is inactive.  To activate the Ethernet chip set the following:  Advanced > Network Stack Configuration > Network Stack > Enable
	88:88:88:87:88 is a special pattern that will be filled in by the Ethernet firmware if there is no valid entry in the firmware block of the BIOS SPI (i.e. the MAC address has been overwritten during the last attempt to flash the system). For more information, see Chapter 6.4 Firmware Update.
System Date>	Displays the system date [Week Day mm/dd/yyyy]
System Time>	Displays the system time [hh:mm:ss]

#### 6.2.2. Advanced Setup Menu

The Advanced Setup menu provides sub-screens and second level sub-screens with functions, for advanced configuration and Kontron specific configurations.

NOTICE

Setting items, on this screen, to incorrect values may cause system malfunctions.

Figure 5: Advanced Setup Menu Initial Screen



The following table shows the Advanced sub-screens and functions and described the content. Default settings are in **bold** and some functions include additional information.

Table 35: Advanced Setup menu Sub-screens and Functions

Sub-Screen	Function	Second level Sub-Screen / Description		
CPU Configuration>	1 ' '	Field  PU Information: Type, ID, Speed, L1 Data Cache, L1 Instruction Cache, L2 Cache, L3 Cache, VMX, and SMX/TXT		
	Intel (VMX) Virtualization Technology>	Enables VMM to utilize additional hardware capabilities provided by Vanderpool Technology [Enabled, Disabled]		
	Active Processor Cores>	Displays number of cores to be enabled in each processor package [All, 1, 2, 3]		
Power and Performance>	CPU Power Management Control>	Boot Performance Mode>	Selects the performance state the BIOS sets before OS handoff [Max. Non-Turbo Perf., Max. Battery, Turbo Perf.]	
		Intel® Speedstep ™>	Allows support for more than two frequency ranges.  Enabled, Disabled]	

Sub-Screen	Function	Second level Sub-Screen / Description			
Power and Performance> (continued)	CPU Power management Control> (continued)	Intel® Speed Shift Technology>	Intel Speed Shift Te CPPC v2 interface to P-states.		
	(continued)		[ <b>Enabled</b> , Disabled		
		Turbo Mode>	Enables or disables EMTTM must also be	s Processor Turbo mode. Note:	
				d unless the max. turbo ratio is A0 W/A.	
		Config TDP Configurations >	Configurable TDP Boot Mode>	Selects the TDP Mode, where the deactivate option sets the MSR to nominal and MMIO to zero.  [Nominal, Up, Down, Deactivate]	
			Configurable TDP Lock>	[Disabled]	
			CTDP BIOS Control>	[Disabled]	
			Config, TDP levels>	States the number of TDP levels (3)	
			ConfigTDP Turbo Activation Ratio>	Actual value for Turbo activation ratio (25 (unlocked))	
			Power Limit 1>	Displays power limit value in milli Watts (mW). Note: Value will be rounded to the next 1/8 W. Zero means: no custom override. (15.0 W (MSR:25.0))	
			Power Limit 2>	Displays power limit value in milli Watts (mW) (25.0 W (MSR: 15.0)	
			Customer Settings Nominal Config TDP Nominal>	Ratio:26, TAR:25, PL1:15.0 W	
			Power Limit 1>	Displays power limit value in mili Watts (mW). Note: . Value will be rounded to the next 1/8 W. Zero means: no custom override. (0)	
			Power Limit 2>	Displays power limit value in milli Watts (mW). Note: . Value will be rounded to the next 1/8 W. Zero means: no custom override. (0)	
			Power Limit 1 Time Window>	Sets the time window for power limit 1.	
			ConfigTDP Turbo Activation Ratio>	Custom value for Turbo activation ratio. This needs to be configured with valid values from LFM to Max Turbo.  (0)	

Sub-Screen	Function	Second level Sub	o-Screen / Descriptio	n
Power and Performance> (continued)	CPU Power management Control> (continued)	Config TDP Configurations >	Customer Settings Down ConfigTDP level 1>	Ratio:8, TAR:7, PL1:7.500 W
			Power Limit 1>	Displays power limit value in mili Watts (mW). Note: Value will be rounded to the next 1/8 W. Zero means: no custom override (0)
			Power Limit 2>	Displays power limit value in milli Watts (mW). Note: Value will be rounded to the next 1/8 W. Zero means: no custom override (0)
			Power Limit 1 Time Window>	Sets the time window for power limit 1
			Customer Settings UP ConfigTDP level 2>	Ratio:27, TAR:26, PL1:25.0 W
			Power Limit 1>	Displays power limit value in Watts. Note: . The value will be rounded to the next 1/8W. Zero means: no custom override.  (0)
			Power Limit 2>	Displays power limit value in Watts Note: . The value will be rounded to the next 1/8W. Zero means: no custom override.  (0)
			Power Limit 1 Time Window>	Sets the time window for power limit 1 [0]
			ConfigTDP Turbo Activation Ratio>	Custom value for Turbo activation ratio. This needs to be configured with valid values from LFM to Max Turbo. (0)
		Additional Inforn	nation	
		set dynamically. support this feat	This option is only av ure. The menu item w	rable thermal design power) to be railable for processors that really will disappear for any other CPU. The cording to the options the CPU
		Usually there are level the power li	imits, their time wind	ort: nominal, down and up. For each low and the activation ratio may be ion ratio means that this level is not
		NOTE: Take care the second sec		urations to avoid unexpected

Sub-Screen	Function	Second level Sub	o-Screen / Description	
Power and Performance> (continued)	CPU Power management Control>	C-states>	Enables or disables CPU power management to allow CPU to enter C-Sates when not 100% utilized.  [Enabled, Disabled]	
	(continued)	Enhanced C- state>	Enables or disables C1E. If enabled CPU switches to minimum speed when all cores enter C-state.  [Enabled, Disabled]	
		Packaged C- state Limit>	Maximum Package C-State limit setting.  Default: leaves the factory default value.  Auto initializes to deepest available package c-state limit.  [Auto, CPU Default, C10, C9, C8, C75, C7, C6, C3, C2, C0/C1]	
		Thermal Monitor>	Enable/disable thermal monitor [Enabled, Disabled]	
	GT Power management	RC6 (Render standby)>	Check to enable render standby support. [Enabled, Disabled]	
	Control>	Maximum GT Frequency>	Maximum GT frequency limited by user. Choose from range 350 MHz (RPN) to 1000 MHz (RPO). Out of range values are clipped to the minimum and maximum range values above. [Default Max Frequency, 100 MHz, – 1200 MHz]	
PCH-FW Configuration>			ME Firmware SKU, ME File System Integrity Value, Status 2, NFC Support and ME State.	
	ME State>	If disabled, ME enters ME temporarily disabled mode. [Enabled, Disabled]		
	ME Unconfig ON RTC Clear>	If disabled, ME is not unconfigured on RTC clear. [ <b>Enabled</b> , Disabled]		
	Comms Hub Support>	Support for Comms hub [Enabled, <b>Disabled</b> ]		
	JHI Support>	Enables or disables Intel® DAL Host Interface Service (JHI) [Enabled, <b>Disabled</b> ]		
	Core BIOS Done Message>	Enables or disables core BIOS done message sent to ME [Enabled, Disabled]		
	Firmware Update	ME FW Image Re-Flash>	Enables or disables ME FW Image RE-Flash function [Enabled, <b>Disabled</b> ]	
	Configuration>	Local FW Update>	Read only field [Enabled]	
Thermal Configuration>	CPU Thermal Configuration>	DTS SMM>	ACPI thermal management uses either HWM reported values when disabled or DTS SMM mechanism to obtain CPU temperatures values when enabled.  Note: enabling DTS might deteriorate the system's real time behavior through handling the necessary SMMs.  [Enabled, Disabled, Critical Temp Reporting]	
		Tcc Activation Offset>	Displays the offset from the factory TCC (Thermal Control Circuit) activation temperature.  Note: this values is subtracted from the TCC threshold, i.e. '0' means maximum allowed temperature. [0]	

Sub-Screen	Function	Second level Sub	o-Screen / Description	
Thermal Configuration> (continued)	CPU Thermal Configuration> (continued)	ACPI T-states>	ACPI T-States [Enabled , <b>Disabled</b> ]	
	Platform Thermal Configuration>	Automatic Thermal Reporting>	Enable -configures ACPI thresholds according to INTEL thermal management settings and disable allows for manual configuration. [Enabled, <b>Disabled</b> ]	
		Critical Trip Point>	Controls the temperature of the ACPI Critical Trip Point at which OS shuts off the system. Note: The plan of record (POR) for Intel® Mobile Processors is 119°. [127°C, 119°C, 111°C, 103°C, 100°C, 95°C, 87°C, 79°C, 71°C, 63°C, 55°C, 47°C, 39°C, 31°C, 23°C, 15°C]	
		Passive Trip Point>	Controls temperature of ACPI Passive Trip Point at which OS begins to throttle the processor. [119°C, 111°C, 103°C, 100°C, <b>95°C</b> , 87°C, 79°C, 71°C, 63°C, 55°C, 47°C, 39°C, 31°C, 23°C, 15°C, Disabled]	
		Passive TC1 Value>	Sets TC1 values for ACPI passive cooling formula (Range: 1-16) [1]	
		Passive TC2 Value>	Sets TC2 values for ACPI passive cooling formula (Range: 1-16) [5]	
		Passive TSP Value>	Sets TSP value for ACPI passive cooling formula. TSP value represents how often OS reads the temperature when passive cooling is enabled. (Range: 2-32) [10]	
		Passive Trip Points>	Passive Trip Points [Enabled, <b>Disabled</b> ]	
		Critical Trip Points>	Critical Trip Points [Enabled, Disabled]	
Intel ICC>	ICC/OC Watchdog Timer>	Enabling exposes the ICC/OC watchdog timer to OS as ACPI device. BIOS always uses WDT HW when changing clock setting. [Enabled, Disabled]		
	ICC Locks After EOP>	Read only field Specifies the ICC [Default]	registers to write to, after end of post.	
	ICC Profile>	Read only field Specified the ICC profile [1] Enables or disables BIOS support for security device. Operating systematic will not show security device. TCG EFI protocol and INT1A interface and available. [Enabled, Disabled]		
Trusted Computing>	Security Device Support>			
	Active PCR Banks>	Read only field	CR Banks [ <b>SHA-1,SHA256</b> ]	
	Available PCR Banks>	Read only field Displays available PCR Banks [SHA-1,SHA256]		

Sub-Screen	Function	Second lev	el Sub-Screen / Description		
Trusted	SHA-1 PCR	SHA-1 PCR Bank			
Computing>	Bank>	[Enabled, [	Disabled]		
(continued)	SHA256 PCR	SHA256 PCI	R Bank		
	Bank>	[Enabled, [	Disabled]		
	Pending	Schedules	operation for Security Device Note: Computer reboots on		
	Operation>	restart in o	rder to change the state of the security device.		
		[None, TPM	1 Clear]		
	Platform	Platform Hi	ierarchy		
	Hierarchy>	[Enabled, [	Disabled]		
	Storage	Storage Hierarchy			
	Hierarchy>	[Enabled, [	Disabled]		
	Endorsement	Endorseme	nt Hierarchy		
	Hierarchy>	[Enabled, [	Disabled]		
	TPM2.0 UEFI	Selects TCC	52 Spec Version support.		
	Spec Version>	TCG_1_2 is	compatible mode for Win8/Win10 and		
			ports TCG2 protocol + event format Win 10 or later.		
		[TCG_1_2, <b>T</b>	[CG_2]		
	Physical		ll OS to support either PPI Spec 1.2 or 1.3		
	Presence Spec		HCK tests might not support 1.3.		
	Version>	<u> </u>	[1.2, <b>1.3]</b>		
	TPM 20	Read only field			
	InterfaceType>	[TIS]			
	Device Select>	BIOS support for security devices. Auto supports both TPM 1.2 and TPM 2.0. TPM 1.2 restricts support to TPM 1.2 devices and TPM 2.0 restricts support to TPM 2.0. devices.			
			PM 2.0, <b>Auto</b> ]		
ACDI cottings	Enable ACPI	<u> </u>	disables BIOS ACPI auto configuration. If enabled, the system		
ACPI settings>	Auto		ic ACPI settings that may not fit the system best.		
	Configuration>	[Enabled, <b>D</b>	, ,		
	Enable	<del>                                     </del>	disables systems ability to hibernate (05/54 Sleep State)		
	Hibernation>	This option may not be effective with some operating systems.			
		[ <b>Enabled</b> , Disabled]			
	ACPI Sleep	Selects highest ACPI sleep state that the system enters when SUSPEND			
	State>	button is pressed			
		(Suspend D	isabled, <b>S3 (Suspend to Ram)</b> ]		
	Lock Legacy	Enables or	disable lock of legacy resources		
	Resources>	[Enabled, <b>D</b>	isabled]		
	S3 Video	Enables or	disables S3 video repost		
	Repost>	[Enabled, <b>D</b>	isabled]		
Miscellaneous>	Watchdog>	Auto	Enables automatic reload of watchdog timers on timeout		
		Reload>	[Enabled, <b>Disabled</b> ]		
		Global	Enable sets all Watchdog registers (except for WD_KICK) to		
		Lock>	read only, until board is reset. [Enabled, <b>Disabled</b> ]		
		Stage 1	Selects action for this Watchdog stage		
		Mode>	[ <b>Disabled</b> , Reset, NMI, SCI, Delay, WDT Signal only]		
			7		
	I				

Cub Carasia	Cunction	Casand laval Sub Caraan / Description		
Sub-Screen  Miscellaneous>	Function	Second level Sub-Screen / Description		
(continued)		nation two-staged watchdog		
(continueu)	Programmable stages to trigger different actions - If one stage is disabled, then the next stage is also disabled.			
	Common actions f	or a watchdog trigger events 'Delay', 'Reset' and 'Watchdog signal only'		
		for triggering NMI or SCI. This needs programming of a predefined action		
		d therefore can only be used in a customized BIOS solution.		
	Timeouts that can	be set to eight different fixed values between 1 second and 30 minutes.		
	Reset Button	Selects reset button behavior		
	Behavior>	[Chipset Reset, Power cycle]		
	I2C Speed>	Selects internal I2C bus speed between (1 kHz and 400 kHz) [200 kHz]		
	On-board I2C	Keep 'Multimaster' setting unless otherwise noted		
	Mode>	[ <b>MultiMaster</b> , BusClear]		
	Manufacturing	Read only field		
	Mode>	[Disabled]		
	LID Switch	Shows or hides Lid Switch Inside ACPI OS. The default setting is disabled.		
	Mode>	[ <b>Disabled</b> , Active normal, Active inverse]		
	Sleep Button	Shows or hides Sleep Button inside ACPI OS. Default setting is disabled.		
	Mode>	[Enabled, <b>Disabled]</b>		
	ACPI	Sets mode used for temperature polling through the OSPM		
	Temperature	(0 is disabled and 1 enabled9.		
	Polling>	[ <b>Enabled</b> , Disabled]		
	TZ00	Displays the time interval in seconds, between two attempts to measure		
	Temperature	temperature in ACPI thermal zone 00 (Ambient temperature)		
	Polling>	[30]		
	TZ01	Displays the time interval in seconds, between two attempts to measure		
	Temperature	temperature in ACPI thermal zone 01 (CPU temperature)		
	Polling>	[30]		
	PCI	Controls PCIe port for ExpressCard support		
	ExpressCard 0>	If not used, keep in the disabled state.		
		[Port 1, Port 2, Port 3, Port4, <b>Disabled</b> ]		
	PCI	Controls PCIe port for ExpressCard support		
	ExpressCard 1>	If not used, keep in the disabled state.		
		[Port 1, Port 2, Port 3, Port4, <b>Disabled</b> ]		
SMART	Smart Self Test>	Run Smart Self Test on all HDDs during POST		
Settings>		[Enabled, <b>Disabled</b> ]		
H/W Monitor>	CPU	Read only field		
11/ VV IVIOLIICUI /	Temperature>	Displays CPU temperature in °C		
	Module	Read only field		
	Temperate>	Displays module temperature in °C		
	CPU Fan –	Sets Fan Control mode for CPU fan		
	Fan Control>	Disable - stops fan.		
		Manual – manually sets the fan		

Sub-Screen	Function	Second level Sub-Screen / Description
H/W Monitor>	CPU Fan –	Auto – Hardware monitor controls cooling, similar to ACPI based 'Active
(continued)	Fan Control>	Cooling', without producing a software load to the system.
	(continued)	[Disable, Manual, <b>Auto</b> ]
	CPU Fan –	Displays number of pulses fan produces during 1 revolution. (Range: 1-4)
	Fan Pulse>	[2]
	CPU Fan –	Displays temperature at which the fan accelerates. (Range: 20°C – 80°)
	Fan Trip Point>	[50]
	CPU Fan –	Displays Fan speed at trip point in %. Minimum value is 30 %.
	Trip Point	Fan always runs at 100 % at TJmax (-10°C).
	Speed>	[50]
	CPU Fan – Ref.	Determines temperature source used for automatic fan control
	Temperature>	[PCH Temperature, Module Temperature, CPU Temperature]
	External Fan-	Sets Fan Control mode for external fan
	Fan Control>	Disable - stops the fan
		Manual – manually set the fan
		Auto - hardware monitor controls cooling, similar to ACPI based 'Active
		Cooling', without producing a software load to the system.
		[Disable, Manual, <b>Auto</b> ]
	External Fan-	Displays number of pulse fan produces during 1 revolution (Range: 1-4)
	Fan Pulse>	[2]
	External Fan-	Displays temperature at which fan accelerates. (Range: 20°C to 80°C)
	Fan Trip point>	[50]
	External Fan-	Displays Fan speed at trip point in %. Minimum value is 30%
	Trip Point	Fan always runs at 100% at TJmax (-10°C)
	Speed>	[50]
	External Fan	Determines temperature source used for automatic fan control
	Reference	[PCH Temperature, Module Temperature, CPU Temperature]
	Temperature>	
	Additional inform	ation External Fan
		n be connected to baseboard. The external fan's control lines are routed via
	the COMe connect	or.
	5.0V Standby>	Read only field
		Displays standby voltage
	Batt Volt. at	Read only field
	COMe Pin>	Displays battery voltage at COMe pin
	Widerange Vcc>	Read only field
		Displays wide range VCC
Serial Port	COM0	Console redirection via COMe module's COM1.
Console	Console	If redirection is enabled then the port settings such as Terminal type, Bits
Redirection>	Redirection>	per second, Data bits, Parity etc. can be adjusted here.
		Note: on-module COM ports do not support flow control.
		[Enabled, <b>Disabled</b> ]

Sub-Screen	Function	Second level Sub-Scr	een / Description
Serial Port	COM1		a COMe module's COM2.
Console Redirection> (continued)	Console Redirection>	If redirection is enabled, then the port settings such as Terminal type, Bits per second, Data bits, Parity etc. can be adjusted here.  Note: On-module COM ports do not support flow control.	
		[Enabled, <b>Disabled</b> ]	
	COM2 Console Redirection>	SuperIO on the basebo	a COM3, available with an optional Winbond oard. (Default is disabled) ed, then the port settings such as Terminal type, bits, Parity etc. can be adjusted here.'
	COM3 Console Redirection Settings>	SuperIO on the basebo	a COM4, available with an optional Winbond oard. (Default is disabled) ed, then the port settings such as Terminal type, bits, Parity etc. can be adjusted in 'Settings'.
	Legacy Console Redirection>	Legacy Serial Redirection Port>	Selects a COM port to display redirection of legacy OS and legacy OPROM messages [COM0, COM1, COM2, COM3]
	Serial Port for Out-of-Band Management / Windows EMS Console Redirection>	Console redirection [Enabled, <b>Disabled</b> ]	
SIO Configuration>	Serial Port 0>	Use This Device>	Enables or disables the use of this logical device. [Enabled, Disabled]
		Logical Device Settings: Current>	Read only field IO=3F8h; IRQ=4
		Logical Device Settings: Possible>	Allows the user to change the device's resource settings. New settings are reflected on the Setup page after system restarts.
			[Use Automatic Settings, IO=3F8h; IRQ=4, IO=3F8h; IRQ=3,4,5,7,9,10,11,1, IO=2F8h; IRQ=3,4,5,7,9,10,11,12, IO=3E8h; IRQ=3,4,5,7,9,10,11,12, IO=2E8h; IRQ=3,4,5,7,9,10,11,12]
	Serial Port 1>	Use This Device>	Enables or disables the use of this logical device. [Enabled, Disabled]
		Logical Device Settings: Current>	Read only field IO=2F8h; IRQ=3
		Logical device settings: Possible>	Allows the user to change the device's resource settings. New settings are reflected on the Setup page after system restart.

Sub-Screen	Function	Second level Sub	o-Screen / Description	
SIO	Serial Port 1>	Logical device	[Use Automatic Settings,	
Configuration>	(continued)	settings:	IO=2F8h; IRQ=3,	
(continued)		Possible>	IO=3F8h; IRQ=3,4,5,7,9,10,11,1,	
		(continued)	IO=2F8h; IRQ=3,4,5,7,9,10,11,12,	
			IO=3E8h; IRQ=3,4,5,7,9,10,11,12,	
			IO=2E8h; IRQ=3,4,5,7,9,10,11,12]	
	Additional Informa	ation SIO:		
	1 '	onal interfaces sucles SIO Configuration	h as Serial Port 2, Serial Port 3 and Parallel Port will be setup page.	
	module-based ser treated as 16550-c based in the on-m	ial interfaces alway compatible legacy C odule CPLD. Note: H	all available serial interfaces to be configured. The vs appear as COM1 and COM2. COM1 and COM2 can be OM interfaces at the standard I/O addresses and are lardware flow control is not supported.  an activated SuperIO of the type Winbond 83627, then	
	its serial interface		ystem as COM3 and COM4. COM3 and COM4 IRQ and I/O	
	must be installed.	Installing the driver	re not supported due to technical constraints their driver does not mean that these serial interfaces are useable.	
	device state. Chan	ges made during the	left side of the control reflects the current logical e setup session are shown after restarting the system.	
PCI Subsystem Settings>	PCI Latency Timer>	Displays value to be programmed into the PCI latency timer register [32, 64, 96, 128, 160, 192, 224, 248]		
	PCI-X Latency Timer>	1	be programmed into the PCI latency timer register 60, 192, 224, 248]	
	VGA Palette Snoop>	Enables or disabl	es VGA palette register snooping	
	PERR# Generation>	Enables or disables PCI device to generate PERR# [Enabled, <b>Disabled</b> ]		
	SERR#	Enables or disables PCI device to generate SERR#		
	Generation>	[Enabled, <b>Disabled</b> ]		
	Above 4G Decoding>	Enables or disables decoding in Address Space above '4G' for 64 bit capable devices. Note: Only if system supports 64 bit PCI decoding.  [Enabled, Disabled]		
	PCI Hot-Plug Settings>	BIOS Hot Plug Support>	Enable – allows BIOS built in hot-plug support Note: Use if OS does not support PCIe and SHPC hot- plug natively. [Enabled, Disabled]	
		PCI Buses Padding>	Padd PCI Buses behind the bridge for hot-plug [Disabled, <b>1,</b> 2, 3, 4, 5]	
		I/O Resources Padding>	Padd PCI resources behind the bridge for hot-plug [Disabled, <b>4 k</b> , 8 k, 16 k, 32 k]	
		MMIO 32 bit Resources Padding>	Padd PCI MMIO 32 bit resources behind the bridge for hot-plug. [Disabled, 1 M, 2 M, 4 M, 8 M, <b>16, M</b> , 32 M, 64 M, 128 M]	
		PFMMIO 32 bit Resources Padding>	Padd PCI MMIO 32 bit pre-fetchable resources behind the bridge for hot-plug. [Disabled, 1 M, 2 M, 4 M, 8 M, <b>16, M</b> , 32 M, 64 M, 128 M]	

Sub-Screen	Function	Second level Sub-Screen / Description		
Network Stack	Network Stack>	If UEFI network stack is enabled, the Ethernet chip is active.		
Configuration>		[Enabled, <b>Disabled</b> ]		
CSM	CSM Support>	Enables or disables CSM Support		
Configuration>		If enabled, the CSM details can be changed. Below 'Option ROM		
		Execution' are 'Network, 'Storage', 'Video' and 'Other PCI devices'.		
		Note: 'Network' must be changed to' Legacy' for legacy boot. (Default		
		setting is 'Do not launch').		
		[Enabled, <b>Disabled</b> ]		
	Additional Informa	ation CSM:		
	Compatibility Supp	oort Module (CSM) configuration is important for legacy operating systems		
	By default, CSM is	disabled for modern OS such as Windows 8, 10 and Linux.		
		ed or a Windows or Linux system is run in legacy mode then this menu		
		d option settings. Note, a change in settings only come into effect after the		
	and exit the setup	efore, to be able to use the actualized settings, it is recommended to save		
		Execution' settings requires special care. Any 05 using an INT10 based		
	•	eds the 'Video' option set to 'Legacy', in the same way that PXE boot needs		
		l ROM' to be set to 'Legacy'.		
NVMe	Read only field			
Configuration>	Acts as a message	showing NVMe (Non-Volatile memory PCIe) devices connected to the		
	system.			
	[NO NVME Device	Found]		
Switchable	SG Mode Select>	Read only field		
Graphics>		Switchable graphics selection		
		[Muxless]		
USB	Read only fields			
Configuration>	USB Configuration, UBS Module Version, USB Controllers, and USB devices			
	Legacy USB	Enable- Supports legacy USB		
	Support>	Auto- disables legacy support, if no USB devices are connected		
		Disable-keeps USB devices available for EFI applications only		
		[ <b>Enabled</b> , Disabled, Auto]		
	XHCI Hand-off>	XHCI ownership change claimed by XHCI driver. Note: this is a work		
		around for OS(s) without XHCI hand-off support.		
		[ <b>Enabled</b> , Disabled]		
	USB Mass	Enables or disables USB mass storage driver support		
	Storage Driver	[ <b>Enabled</b> , Disabled]		
	Support>			
	Port 60/64	Enables I/O port 60h/64h emulation support		
	Emulation>	Note: Enable for USB keyboard legacy support for non-USB aware OS(s).		
		[Enabled, <b>Disabled</b> ]		
	USB Transfer	Displays timeout value for control, bulk and interrupt transfers		
	Time-out>	[1 sec, 5 sec, 10 sec, <b>20 sec</b> ]		
	Device Reset	Displays USB mass storage device start unit command time-out		
	Time-out>	[10 sec, <b>20 sec</b> , 30 sec, 40 sec]		
	Device Power-	Displays maximum time taken for the device to report itself to the host		
	up Delay>	properly. Auto uses the default :root port 100 ms /hub port delay from		
		hub port descriptor.		


## 6.2.3. Chipset Setup Menu

On entering the Chipset Setup menu, the screen lists two sub-screen options:

- System Agent (previously Northbridge)
- PCH-IO (previously Southbridge)

# 6.2.3.1. Chipset > System Agent Configuration

Figure 6: System Agent Configuration Menu Initial Screen



The following table shows System Agent Configuration sub-screens and functions, and describes the content. Default settings are in **bold**.

Table 36: Chipset Set > System Agent Configuration Sub-screens and Functions

Function	Second level Sub-Screen / Description		
SA PCIe Code Version>	Read only field States versions of the code		
VT-d >	Read only field States if virtualization is supported		
Graphics Graphics Turbo Configuration> IMON Current>		Displays supported Graphics turbo IMON current values range: (14-31) [31]	
	Skip Scanned for External GfX Card>	If enabled, no scan is made for external Gfx cards on PEG or PCH PCIE ports. Default setting is disabled. [Enabled, <b>Disabled</b> ]	
	Internal Graphics>	To keep IGFX enabled, based on setup options [Auto, Enabled, Disabled]	

Function	Second level Sub-Screen / Description			
Graphics Configuration >	GTT Size>	Select GTT size [2 MB, 4 MB, <b>8 MB</b> ]		
(continued)	Aperture Size>	automatically enable Note:To use this feat	Note: above 4GB MMIO, BIOS assignment is during the when selecting 2048 MB aperture.  Under the work of the work o	
	DVMT Pre-Allocated>	internal graphics dev	1, 8 M, 12 M, 16 M 20 M 24 M, 28 M 32 M/F7, 36 M,	
	DVMT Total Gfx Mem>	Select DVMT 5.0 grap [ <b>256M,</b> 128M, MAX.]	phics memory size used by internal graphics device	
	Gfx Low Power Mode>	Used for SFF only [Enabled, Disabled]		
	VDD Enable>	Enables or disables V [ <b>Enabled</b> , Disabled]	/DD forcing in BIOS	
	HDCP Support>	HDCP provisioning BI [Enabled, Disabled]	OS support	
	Algorithm>	HDCP re-encryption flow [One-time, Periodic]		
	PM Support>	Enables or disables PM support [Enabled, Disabled] Enables or disables PAVP [Enabled, Disabled]		
	PAVP Enable>			
	Cdynmax Clamping Enable>	Enables or disabled cdynmax clamping [Enabled, Disabled]		
	Cd Clock Frequency>	Select highest Cd clo [337.5 MHz, 450 MHz	ck frequency supported by platform , 540 MHz, <b>675 MHz</b> ]	
	IGD Configuration>		ata format, Resolution; Colour depth, and Channel lly visible if a LVS display is use in auto mode or if nually	
		IGD- Boot Type>	Selects the video device activated during post. If external graphics are present, this has no effect. [Auto, EFP, LFP, EFP3, EFP2]	
		LFP Panel Type>	Selects panel type connected to eDP port as native eDP or LVDS via a bridge. Note: Depends on hardware option of the module.  [LVDS, eDP]	
		Backlight Control>	Backlight control settings options [None external, <b>PWM</b> , PWM Inverted, I2C]	
		PWM Frequency>	Set LCD backlight PWM frequency	

Function	Second level Sub-Scr	reen / Description		
Graphics Configuration >	IGD Configuration> (continued)		[ <b>200 Hz</b> , 400 Hz, 1 kHz, 2 kHz, 4 kHz, 8kHz, 20 kHz, 40 KHz ]	
(continued)		Backlight Value>	Sets LCD backlight brightness range: (0-255) [128]	
		LVDS Clock Center Spreading>	Selects the LVDS clock frequency center spreading depth [No Spreading, 0.5%, 1.0%, 1.5%, 2.0%, 2.5 %]	
		EFP1 Type>	Integrated HDMI/DisplayPort configuration with external connectors [DisplayPort Only, <b>DP with HDMI/DVI</b> , HDMI/DVI]	
		EFP1 LSPCON>	HDMI2.0 feature Level shifter/protocol converter [Enabled, <b>Disabled</b> ]	
		EFP2 Type>	Integrated HDMI/DisplayPort configuration with external connectors [DisplayPort Only, <b>DP with HDMI/DVI</b> , HDMI/DVI]	
		EFP2 LSPCON>	HDMI2.0 feature Level shifter/protocol converter [Enabled, <b>Disabled</b> ]	
		EFP3 Type>	Integrated HDMI/DisplayPort configuration with external connectors [DisplayPort Only, <b>DP with HDMI/DVI</b> , HDMI/DVI]	
		EFP3 LSPCON>	HDMI2.0 feature Level shifter/protocol converter [Enabled, <b>Disabled</b> ]	
		Mode Persistence>	Mode persistence [Enabled, <b>Disabled</b> ]	
		Center Mode>	Selects the display device that should be centered [Enabled, <b>Disabled</b> ]	
PEG Port Configuration>	PEG Configuration>	Sets PEG configuration in both normal and reversed modes [1x16, 1x16 rev, 2x8, 2x8 rev, 1x8+2x4, 1x8+2x4 rev]		
	PEG 0:1:0 – PEG0 or PEG 0:1:1 - PEG1 or PEG 0:1:2 - PEG2	Enable Root Port>	Enables or disables the root port [Enabled, Disabled, <b>Auto</b> ]	
		Max Link Speed>	Configure PEG #:#:# maximum speed [Auto, Gen1, Gen2, Gen3]	
		PEGO Slot Power Limit Value>	Sets power supply upper limit by slot. Power limit (watts) is calculated by multiplying this value by the Slot Power Limit scale. (0 - 255) [75]	
		PEGO Slot Power Limit Scale>	Selects scale used for the slot power limit value [1.0x, 0.1x, 0.01x, 0.001X]	
		PEGO Physical Slot Number>	Sets the port's slot number. This number must be globally unique within the chassis (0 - 8191).	
	Peg Port Feature Configuration>	Detect Non- Compliance device>	Detects non-compliance PCIe device in PEG [Enabled, <b>Disabled</b> ]	

Function	Second level Sub-Screen / Description		
PEG Port Configuration> (continued)	PCIe Spread Spectrum Clocking>	Allows spreader clocking to be disabled for compliance testing [ <b>Enabled</b> , Disabled]	
Memory Configuration>	Read only field  Memory RC version, Memory frequency, Memory timings (tCL, tRCD, tRP, tRAS), Channel 0 slo  0, Size, Channel 0 slot 1, Channel 1 slot 0 and Channel 1, slot 1.		
	ECC Support>	Enables or disables DDR ECC support [Enabled, Disabled]	
	Max TOLUD>	Sets the maximum TOLUD value. Dynamic assignment adjustsTOLUD automatically, based on largest MMIO length of the installed graphic controller.  [Dynamic, 1 GB, 1.25 GB, 1.5 GB, 1.75 GB, 2 GB, 2.25 GB, 2.5 GB, 2.75 GB, 3 GB, 3.25 GB, 3.5 GB]	
VT-d>	VT-d capability [ <b>Enabled</b> /Disabled]		

## 6.2.3.2. Chipset > PCH-IO Configuration

Figure 7: PCH-IO Configuration Menu Initial Screen



The following table shows the PCH-IO sub-screens and functions, and describes the content. Default settings are in **bold** and some functions include additional information.

Table 37: Chipset Set > PCH-IO Configuration Sub-screens and Functions

Function	Second level Sub-Screen / Description		
PCI Express Configuration>	PCI Express Clock Gating>	PCI Express clock gating for each root port [Enabled, Disabled]	
	Legacy IO Low Latency>	Enables low latency of legacy I/O as some systems require lower I/O latency irrespective of power. This is a tradeoff between power and I/O latency.  [Enabled, <b>Disabled</b> ]	
	DMI Link ASPM Control>	Control of Active State Power Management on SA side of DMI link [Enabled, <b>Disabled</b> ]	
	PCIE Port Assigned toLAN>	Read Only file This port is always 5. [5]	
	Port8xh Decode>	PCI express port 8xh decode [Enabled, Disabled]	
	PCI Express Clock Gating>	PCI Express clock gating for each root port [Enabled, <b>Disabled</b> ]	

Function	Second level Sub-	Screen / Description		
PCI Express Configuration> (continued)	Compliance Test Mode>	[Enabled, <b>Disabled</b> ]		
	PCIe-USB Glitch W/A	For bad USB device( [Enabled, <b>Disabled</b> ]	s) connected behind PCIE/PEG Port	
	PCIe Function Swap		PCIE root port function swap. If any function other $0^{ ext{th}}$ will become visible.	
	PCI Root Port 1 (COMe PCIe#4)> or	PCle Root port[#]>	Controls the PCI Express root ports [1, 2, 3, 4, 9, 10, 11, 12]  Note: Uses the CPU enumeration [Enabled, Disabled]	
	PCI Root Port 2 (COMe PCIe#5)>	Topology>	Identifies the SATA Topology [ <b>Unknown</b> , x1, x4, SATA Express, M.2.]	
	or PCI Root Port 3 (COMe	ASPM>	Sets ASPM level [Auto, LOsL1, L1, LOs, <b>Disabled</b> ]	
	PCIe#6)> or PCI Root Port 4 (COMe PCIe#7)> or	L1 Substates>	PCI Express L1 substrates settings. [Disabled, L1.1, L1.2, <b>L1.1 &amp;L1.2</b> ]	
		Gen3 Eq Phase3 method>	PCIe Gen3 Equalization phase 3 method [Hardware, Static Coeff., <b>Software Search</b> ]	
	PCI Root Port 9 (COMe	UPTP>	Upstream Port Transmitter Preset [5]	
	PCIe#0)> or	DPTP>	Downstream Port Transmitter Preset [7]	
	PCI Root Port 10 (COMe PCIe#1)> or	ACS>	Access Control Service Extended Capability [Enabled, Disabled]	
	PCI Root Port 11 (COMe PCIe#2)> or PCI Root Port 12 (COMe PCIe#3)>	URR>	PCI Express unsupported request reporting [Enabled, <b>Disabled</b> ]	
		FER>	PCI Express device fatal error reporting [Enabled, <b>Disabled</b> ]	
		NFER>	PCI Express device non-fatal error reporting [Enabled, <b>Disabled</b> ]	
		CER>	PCI Express device correction error reporting [Enabled, <b>Disabled</b> ]	
		CT0>	PCIe Express Completion timer (T0) [Enabled, <b>Disabled</b> ]	
		SEFE>	Root PCI Express System Error on Fatal Error [Enabled, <b>Disabled</b> ]	
		SENFE>	Root PCI Express System Error on non-Fatal Error [Enabled, <b>Disabled</b> ]	
		SECE>	Root PCI Express System Error on correctable error [Enabled, <b>Disabled</b> ]	

Function	Second level Sub-	Screen / Description	
PCI Express Configuration> (continued)	PCI Root Port 1 (COMe	PME SCI>	PCI Express PME SCI [Enabled, Disabled]
	PCIe#4)> or PCI Root Port 2	Hot Plug>	PCI Express hot plug [Enabled, <b>Disabled</b> ]
	(COMe PCIe#5)>	Advanced Error reporting>	Advanced –error reporting [Enabled, Disabled]
	PCI Root Port 3 (COMe	PCle Speed>	Configures PCle speed [ <b>Auto</b> , Gen 1, Gen 2, Gen3]
	PCIe#6)> or PCI Root Port 4	Transmitter Half Swing>	Transmitter half swing [Enabled, <b>Disabled</b> ]
	(COMe PCIe#7)> or PCI Root Port 9 (COMe	Detector Timeout>	Number of mSeconds the reference code waits for a link to exit detect state for enabled ports before assuming there is no device and potentially disabling the port.
	PCIe#0)> or PCI Root Port 10	Extra Bus Reserved>	Extra bus reseved (0-7) for bridges behind this root bridge.  [0]
	(COMe PCIe#1)> or PCI Root Port 11	Reserved Memory>	Reserved memory for this root bridge Range: (1MB-20MB) [10]
	(COMe PCIe#2)> or PCI Root Port 12	Reserved I/O>	Reserved IO for this root bridge Range: (4 k, 8 k, 16 k, 20 k) [4]
	(COMe PCIe#3) (continued)	PCH PCIE1 LTR>	PCH PCIE latency reporting [Enabled, Disabled]
		Snoop latency Override>	Snoop latency override or Non Snoop Override for PCH PCIE.  Disabled: to disable override
		Non Snoop latency Override>	Manual: to manually enter override values and Auto (default): maintain default BIOS flow. [Disabled, Manual, <b>Auto</b> ]
		Force LTR Override>	Force LTR override for PCH PCIE. Disabled: LTR override not forced Enable: LTR overrides values forced and LTR messages from device are ignored. [Enabled, Disabled]
		PCIE1 LTR Lock>	PCIE LTR configuration lock [Enabled, <b>Disabled</b> ]
		PCIE CLKREQ Mapping Override>	PCIE CLKREQ Override for default platform mapping [Default, No CLKREQ, Custom number]
	Extra Options>	Detect Non- Compliance Device>	Detects non-compliance PCI express device. If enabled, It takes more time at post time. [Enabled, <b>Disabled</b> ]

Function	Second level Sub-	Screen	/ Descript	ion			
PCI Express Configuration>	Extra Options> (continued)	Prefe	etch Memor	1	Prefeto [ <b>10</b> ]	fetchable memory range for this root	
(continued)		Reserved Memory Alignment>			Reserved memory alignments Range:(0-31)bits [1]		
		Mem	Prefetchable Memory Alignment>		Prefetchable memory alignments Range:(0-31) bits [1]		
	The PCIe menu refevery lane, the nur PCIe lane you requ The standard layor programmed by fla Contact Kontron So	Additional Information PCI port  The PCIe menu refers to the different PCIe lanes using their chipset based numbers. For every lane, the number used on the COMe connector is mentioned. Take care to select the PCIe lane you require as numbering varies strongly.  The standard layout for PCIe consists of 8 PCIe x 1 lanes. Other layouts may be programmed by flashing a different descriptor to the Intel firmware on the BIOS SPI flash. Contact Kontron Support if you require a different PCIe layout with your project.  The PCIe BIOS layout for COMe PCIe lanes consists of a default BIOS built to fit most customer applications and offers two additional BIOS binaries for further common PCIe					
	layouts.	PCI:			[47]	Name Extension	]
	Default	4x1		4x1		(8x1)	
	Alternative 1	1x4		4x1		1x4_4x1	
	Alternative 2	1x4		1x4		2x4	
-ATA LDCT	Other layouts are available on customer request, contact Kontron Support if you require a different PCIe layout for your project.						
SATA and RST Configuration>	SATA Controller>	ntroller>		SATA device [Enabled, Disabled]			
	SATA Mode Selecti	ATA Mode Selection>		Determines SATA controllers operation [AHCI, Intel RST Premium]			
	SATA Test Mode>		Test mode enable/disable (loop back) [Enabled, <b>Disabled</b> ]				
	Software Feature Mask Configuration>		HDD Unlock>	ena	Enable indicates HDD password unlock in OS enabled. [Enabled, Disabled]		unlock in OS
				atta	able indicated that LED/SGPIO hardware is tached and ping to locate feature is enabled in 09 nabled, Disabled]		
	Aggressive LPM Support>		Enable PCH to aggressively enter link power state [Enabled, <b>Disabled</b> ]				
	SATA Controller Speed>		Displays the maximum support supported by SATA contro [ <b>Default</b> , Gen1, Gen2, Gen3]		/ SATA controller		
	Serial ATA Port 0		Software Preserve>		rve>	> Read only field	
	Serial ATA Port 1 or Serial ATA Port 2 or Serial ATA Port 3		Port #>			SATA port # [Enabled, Disabled]	

Function	Second level Sub-Scree	n / Description	
SATA and RST Configuration>	Serial ATA Port 0 or Serial ATA Port 1 or	Hot Plug>	Designates port as Hot plug [Enabled, <b>Disabled</b> ]
(continued)	Serial ATA Port 2 or Serial ATA Port 3 (continued)	Configured as eSATA>	Read only field
	(continued)	Spin Up Device>	If enabled staggered spin-up is performed and only drives with this option enabled will spin up at boot. Otherwise all drives spin up at boot spin up device. [Enabled, <b>Disabled</b> ]
		SATA Device Type>	Identifies if SATA port is connected to a solid-state drive or hard disk drive. [Hard Disk Drive, Solid State Drive]
		Topology>	Identify the SATA Topology [Unknown, ISATA, Direct Connect, FLEX, M2]
		SATA Port# DevSlp>	SATA Port# DevSlp [Enabled, <b>Disabled</b> ]
		DITO Configuration>	DITO configuration [Enabled, <b>Disabled</b> ]
		DITO Value>	Read only field [625]
		DM Value>	Read only field [15]
USB Configuration>	XHCI Disable Compliance Mode>	Option to disable compliance mode Default is false and compliance mode is not disabled. True disables compliance mode  [False, True]  xDCI (USB OTG device) [Enabled, Disabled]	
	xDCI Support>		
	USB Port Disable Override>		disables the corresponding USB port ce connection to the controller Pin]
Security Configuration>	RTC Lock>	Enable locks bytes 38h-3Fh in lower/upper 128 byte bank of RTC RAM [Enabled, <b>Disabled</b> ]	
	BIOS Lock>	Enables or disables PCH BIOS lock enable feature. Required to be enabled to ensure SMM protection of flash.  [Enabled, Disabled]	
HD Audio Configuration>	HD Audio>	Controls detection of the HD-Audio device Auto enables HD if present or disables if not present otherwise HD Audio is unconditionally enabled or disabled [Enabled, Disabled, Auto]	

Function	Second level Sub-Scree	n / Description	
HD Audio Configuration>	Audio DSP>	Enables or disa [Enabled, <b>Disab</b>	bles audio DSP pled]
(continued)	HDA-Link Codec Select>	External codec	lec pard codec (single verb table) or kit (multiple verb table ) oard, External Kit]
	iDisplay Audio Disconnect>	Disconnects SD [Enabled, <b>Disab</b>	DI2 signal to hide/disable iDisplay audio codec
	PME Enable>	Enables PM wa [Enabled, <b>Disa</b> l	ike of HD audio controller during post. pled]
	HD Audio Advanced Configuration>	I/O Buffer Ownership>	Selects the ownership of the I/O buffer between Intel HD audio link and I2S port (for bilingual codecs).  [HD-Audio Link, HD-Audio Link/I2S Port, I2S Port]
		I/O Buffer Voltage Select>	Selects the voltage operation mode of the I/O buffer [3.3 V, 1.8 V]
		HD Audio Link>	Selects HD audio link frequency Applicable only if HDA codec supports selected frequency. [6 MHz, 12 MHz, <b>24 MHz</b> ]
		iDisplay Link Frequnecy >	Selects iDisplay Link frequency. Applicable only if iDisp codec supports selected frequency. [48 MHz, <b>96 MHz</b> ]
PCH LAN Controller>	On-board NICs [ <b>Enabled</b> , Disabled]		
Wake on LAN>	Integrated LAN to wake the system  If ME is on in the Sx state, Wake On Lan cannot be disabled.  [Enabled, Disabled]		
Serial IRQ Mode>	Configure serial IRQ mode [Quiet, <b>Continuous</b> ]		
Port 61h Bit-4 Emulation>	Emulates Port 61h bit-4 toggling in SMM [ <b>Enabled</b> , Disabled]		
State After G3>	Specifies state to go to when power is re-applied after power failure (G3 State). [SO State, S5 State]		
Port 80h Redirection>	Controls where Port 80h cycles are sent [LPC Bus, PCIE Bus]		
Enhanced Port 80 h LPC Decoding>	Supports word/dword decoding of port 80h behind LPC.  [Enabled, Disabled]		

## 6.2.4. Security Setup Menu

The Security Setup menu provides information about the passwords and functions for specifying the security settings. The passwords are case-sensitive.

Figure 8: Security Setup Menu Initial Screen




Table 38: Security Setup Menu Functions

Function	Description
Administrator Password>	Sets administrator password
User Password>	Sets user password

If only the administrator's password is set, then only access to setup is limited. The password is only entered when entering setup.



If only the user's password is set, then the password is a power on password and must be entered to boot or enter setup. Within the setup menu the user has administrator rights.

Password length requirements are maximum length 20 and minimum length 3.

#### » Remember the Password

It is highly recommended to keep a record of all passwords in a safe place. Forgotten passwords results in the user being locked out of the system.

If the system cannot be booted because the User Password or the Supervisor Password are not known, see Chapter6.5 Firmware Update for information about clearing the uEFI BIOS settings, or contact Kontron Support for further assistance.



HDD security passwords cannot be cleared using the above method.

# 6.2.5. Boot Setup Menu

The Boot Setup menu lists dynamically generated boot device priority order.

Figure 9: Boot Setup Menu Initial Screen



The following table shows Boot sub-screens and functions, and describes the content. Default settings are in bold.

Table 39: Boot Setup Menu Functions


Function	Description
Setup Prompt Timeout>	Displays number of seconds to wait for the setup activation key. 65535(OXFFF) means indefinite waiting
Bootup NumLock State>	Selects keyboard NumLock state [ <b>On</b> , Off]
Quiet Boot>	Enables or disables Quiet Boot [ <b>Enabled</b> , Disabled]
Boot Option #1>	Sets the system boot order (option 1) [UEFI kingstonDataTraveler 3.0PMAP partition 1, UEFI Built-in EFI shell, Disabled]
Boot Option 2	Sets the system boot order (option 2) [UEFI kingstonDataTraveler 3.0 PMAP partition 1, <b>UEFI Built-in EFI shell</b> , Disabled]

Function	Description
Fast Boot>	Enables or disables boot with initialization of a minimal set of devices required to launch active boot option. This has no effect for BBS boot options.  [Enabled, <b>Disabled</b> ]
New Boot Option Policy>	Controls placement of newly detected UEFI boot options [Default, Place First, Place Last]

# 6.2.6. Save and Exit Setup Menu

The Save and Exit Setup menu provides functions for handling changes made to the uEFI BIOS settings and exiting of the Setup program.

Figure 10: Save and Exit Setup Menu Initial Screen



The following table shows Save & Exit sub-screens and functions, and describes the content.

Table 40: Save and Exit Setup Menu Functions

Function	Description
Save Changes and Exit>	Exits system after saving changes
Discard Changes and Exit>	Exits system setup without saving changes
Save Changes and Reset>	Reset system after saving changes
Discard Changes and Reset>	Resets system setup without saving changes
Save Changes>	Saves changes made so far for any setup options
Discard Changes>	Discards changes made so far for any setup options
Restore Defaults>	Restores/loads standard default values for all setup options

Function	Description
Save as User Defaults>	Saves changes made so far as user defaults
Restore User Defaults>	Restores user defaults to all setup options
UEFI Built-in EFI shell>	Attempts to launch the built in EFI Shell
Launch EFI Shell from File System Device>	Attempts to launch EFI Shell application (Shell.efi) from one of the available file system devices

#### 6.3. The uEFI Shell

The Kontron uEFI BIOS features a built-in and enhanced version of the uEFI Shell. For a detailed description of the available standard shell scripting, refer to the EFI Shell User Guide. For a detailed description of the available standard shell commands, refer to the EFI Shell Command Manual. Both documents can be downloaded from the EFI and Framework Open Source Community homepage (http://sourceforge.net/projects/efi-shell/files/documents/).



AMI APTIO update utilities for DOS, EFI Shell and Windows are available at AMI.com: <a href="http://www.ami.com/support/downloads/amiflash.zip">http://www.ami.com/support/downloads/amiflash.zip</a>.



Kontron uEFI BIOS does not provide all shell commands described in the EFI Shell Command Manual.

# 6.3.1. Basic Operation of the uEFI Shell

The uEFI Shell forms an entry into the uEFI boot order and is the first boot option by default.

# 6.3.1.1. Entering the uEFI Shell

To enter the uEFI Shell, follow the steps below:

- 1. Power on the board.
- 2. Press the <F7> key (instead of <DEL>) to display a choice of boot devices.
- 3. Choose 'UEFI: Built-in EFI shell'.

```
FI Shell version 2.40 [5.11]

Current running mode 1.1.2

Device mapping table

Fs0 :HardDisk - Alias hd33b0b0b fs0

Acpi(PNP0A03,0)/Pci(1D|7)/Usb(1, 0)/Usb(1, 0)/HD(Part1,Sig17731773)
```

- Press the ESC key within 5 seconds to skip startup.nsh, and any other key to continue.
- The output produced by the device-mapping table can vary depending on the board's configuration.
- If the ESC key is pressed before the 5 second timeout elapses, the shell prompt is shown:

Shell>

# 6.3.1.2. Exiting the uEFI Shell

To exit the uEFI Shell, follow one of the steps below:

- 1. Use the **exit** uEFI Shell command to select the boot device, in the Boot menu, for the OS to boot from.
- 2. Reset the board using the **reset** uEFI Shell command.

## 6.3.2. uEFI Shell Scripting

#### 6.3.2.1. Startup Scripting

If the ESC key is not pressed and the timeout has run out then the uEFI Shell tries to execute some startup scripts automatically. It searches for scripts and executes them in the following order:

- 1. Initially searches for Kontron flash-stored startup script.
- If there is no Kontron flash-stored startup script present then the uEFI-specified **startup.nsh** script is used. This script must be located on the root of any of the attached FAT formatted disk drive.
- If none of the startup scripts are present or the startup script terminates then the default boot order is continued.

# 6.3.2.2. Create a Startup Script

Startup scripts can be created using the uEFI Shell built-in editor **edit** or under any OS with a plain text editor of your choice. To create a startup shell script, simply save the script on the root of any FAT-formatted drive attached to the system. To copy the startup script to the flash, use the **kBootScript** uEFI Shell command.

In case there is no mass storage device attached, the startup script can be generated in a RAM disk and stored in the SPI boot flash using the **kRamdisk** uEFI Shell command.

# 6.3.2.3. Examples of Startup Scripts

## » Execute Shell Script on Other Harddrive

This example (**startup.nsh**) executes the shell script named **bootme.nsh** located in the root of the first detected disc drive (**fs0**).

fs0:
bootme.nsh

## 6.4. Firmware Update

Firmware updates are typically delivered as a ZIP archive containing only the firmware images. The content of the archive with the directory structure must be copied onto a data storage device with FAT partition.

### 6.4.1. Updating Procedure

BIOS can be updated with the Intel tool fpt.efi using the procedure below:

1. Copy these files to an USB stick.

flash.nsh (if available)

fpt.efi

fparts.txt

bSL6r<xxx>.bin (where xxx stands for the version #)

- Start the system into setup (see Chapter 6.1 Starting the uEFI BIOS).
- Check that the following entries are set to their default setting:

Advanced > PCH FW Configuration > Firmware update configuration > ME FW Image Re-Flash > Disabled

Advanced > PCH FW Configuration > Firmware update configuration > Local FW Update > Enabled

Then, change the setup option:

Chipset > PCH-IO Configuration > BIOS Security Configuration > BIOS Lock > Disabled

- Save and Exit the BIOS setup.
- On the next start, boot into shell (see Chapter 6.3.1.1 Entering the uEFI Shell).
- Change to the drive representing the USB stick

```
fsx: (x = 0,1,2,etc. represents the USB stick)
```

and then change to the directory where you copied the flash tool.

```
cd <your_directory>
```

Start flash.nsh (if available) OR enter

```
fpt -F bsl6r<xxx>.bin
```

Wait until flashing is successful and then power cycle the board.



Do not switch off the power during the flash process! Doing so leaves your module unrecoverable.



Changes under point 3 are only effective during the first boot after the changes were applied. If you fail to flash during the next boot then you might have to repeat steps under 3.



Do not forget to apply –SAVEMAC. If SAVEMAC is not applied then your system will lose its system MAC address. If the MAC address is accidentally deleted, contact Kontron Support.

# Appendix: List of Acronyms

Table 41: List of Acronyms

API	Application Programming Interface
BIOS	Basic Input Output System
ВМС	Base Management Controller
BSP	Board Support Package
CAN	Controller-area network
Carrier Board	Application specific circuit board that accepts a COM Express ® module
сом	Computer-on-Module
Compact Module	COM Express® 95x95 Module form factor
CNTG	Computer Network Transaction Groug
DDC	Display Data Control
DDI	Digital Display Interface –
DIMM	Dual In-line Memory Module
Display Port	DisplayPort (digital display interface standard)
DMA	Direct Memory Access
DRAM	Dynamic Random Access Memory
DVI	Digital Visual Interface.
EAPI	Embedded Application Programming Interface
ECC	Error Checking and Correction
EEPROM	Electrically Erasable Programmable Read-Only Memory
eDP	Embedded Display Port
EMC	Electromagnetic Compatibility (EMC)
ESD	Electro Sensitive Device
Extended Module	COM Express® 155mm x 110mm Module form factor.
FIFO	First In First Out
FRU	Field Replaceable Unit
Gb	Gigabit
GBE	Gigabit Ethernet
GPI	General Purpose Input
GPIO	General Purpose Input Output
GP0	General Purpose Output
GPU	Graphics Processing Unit
HBR2	High Bitrate 2
HDA	High Definition Audio (HD Audio)
HD/HDD	Hard Disk /Drive
HDMI	High Definition Multimedia Interface

HPM	PICMG Hardware Platform Management specification family
I2C	Inter integrated Circuit Communications
IOL	IPMI-Over-LAN
IOT	Internet of Things
IPMI	Intelligent Platform Management Interface
KCS	Keyboard Controller Style
KVM	Keyboard Video Mouse
LAN	Local Area Network
LPC	Low Pin-Count Interface:
LVDS	Low Voltage Differential Signaling –
M.A.R.S.	Mobile Application for Rechargeable Systems
MEI	Management Engine Interface
Mini Module	COM Express® 84x55mm Module form factor
MTBF	Mean Time Before Failure
NA	Not Available
NC	Not connected
NCSI	Network Communications Services Interface
PCI	Peripheral Component Interface
PCle	PCI-Express
PECI	Platform Environment Control Interface
PEG	PCI Express Graphics
PICMG®	PCI Industrial Computer Manufacturers Group
PHY	Ethernet controller physical layer device
Pin-out Type	COM Express® definitions for signals on COM Express® Module connector pins.
PSU	Power Supply Unit
RoHS	
RTC	Real Time Clock
SAS	Serial Attached SCSI – high speed serial version of SCSI
SATA	Serial AT Attachment:
SCSI	Small Computer System Interface
SEL	System Event Log
ShMC	Shelf Management Controller
SMBus	System Management Bus

SOIC	Small Outline Integrated Circuit
SOL	Serial Over LAN
SPI	Serial Peripheral Inteface
SSH	Secure Shell
TPM	Trusted Platform Module
UART	Universal Asynchronous Receiver Transmitter
UEFI	Unified Extensible Firmware Interface

Ultra High Definition
Universal Serial Bus
Video Graphics Adapter
Very Low Profile
Watch Dog Timer
Waste Electrical and Electronic Equipement ( directive)



# About Kontron - Member of the S&T Group

Kontron is a global leader in IoT/Embedded Computing Technology (ECT). As part of the S&T technology group, Kontron offers individual solutions in the areas of Internet of Things (IoT) and Industry 4.0 through a combined portfolio of hardware, software and services. With its standard and customized products based on highly reliable state-of-the-art technologies, Kontron provides secure and innovative applications for a wide variety of industries. As a result, customers benefit from accelerated time-to-market, lower total cost of ownership, extended product lifecycles and the best fully integrated applications.

For more information, please visit: www.kontron.com



# **GLOBAL HEADQUARTERS**

## Kontron Europe GmbH

Gutenbergstraße 2 85737 Ismaning Germany Tel.: + 49 821 4086-0

Fax: +49 821 4086-111 info@kontron.com